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1 Introduction
1.1 Motivation
The role of technology has become more and more prominent in our daily life. Especially
solid state electronics and their application in personal computers, smartphones, digital
cameras and entertainment devices (to name a few) have gained such a rapid progress
that it’s already barely imaginable how our future technological environment will evolve
in the next few years. Our obviously increasing affinity to electronics from generation
to generation drives the industrial production of such devices. In parallel, however,
concerns about excessive use of the world’s limited natural energy resources has led to a
rethinking with respect to the design and production of future electronics. Besides the
increasing use of recycled and recyclable materials two of the most important demands
on every next generation of devices are the simultaneous increase of energy efficiency
and performance in terms of less power consumption and faster information processing,
respectively. The reasons why traditional – in means of pure silicon based – CMOS
is hitting the wall today and possible solutions to work around the connected physical
limitations are described as follows.
Since the invention of the field effect transistor (FET) performance boosts in silicon
technology have been mainly realized by downscaling of the physical transistor size,
thus increasing the amount of transistors on a given microchip’s surface area as well as
increasing the efficiency by shortening the gate length of the transistor [1]. Today the
physical limit of downscaling is reached and the well established and tightened CMOS
process is undergoing significant changes in order to realize a further performance as
well as efficiency increase. First of all, the gate dielectric which was easily prepared
by thermal oxidation of silicon in the gate stack is nowadays replaced by alternative
materials which have to be deposited by additional processes [2, 3]. The relatively low
electron mobility of silicon has been increased by the introduction of strain into the
channel [4]. Finally, the channel geometry has recently changed from two dimensional
to three dimensional, forming a so called FinFET [5] structure to effectively increase the
gate width while retaining the size of its footprint and to exploit better carrier transport
properties along alternative crystallographic orientations of silicon. In addition to the
already industrialized changes there has been a vivid research activity to implement
germanium and tin into the channel for an additional carrier mobility increase [6]. As
a matter of fact, the legitimacy of using pure and (001) oriented silicon as the channel
material is vanishing while new prospects for alternative materials and geometries are
being revealed.
One of the most promising solutions to further improve the performance and the ef-
1
1 Introduction
ficiency of electronics is the combination of the well established silicon technology with
III-V semiconductor nano structures which have been extensively investigated in various
fields for the last few decades [7]. Not only do they outperform silicon in terms of optical
properties, mainly due to their direct band gap but also in terms of electron transport
depending on the material system. Indium arsenide (InAs) is an especially promising
candidate for faster and more efficient devices since it has a one order of magnitude
higher bulk electron mobility than silicon [8]. InAs nano structures, in particular, are
intrinsically conductive due to their characteristic conduction band profile, caused by
surface states. In addition they benefit from a larger spin-orbit coupling compared to
silicon when it comes to applications involving the electron’s magnetic momentum [9].
Spintronics and especially the SpinFET device [10] are regarded as a future solution
to drastically decrease power consumption. The spin transistor’s gate length can be
the shorter, the stronger the spin-orbit coupling of the channel material is, allowing
for a faster change of the spin orientation and a more dense integration. Silicon has a
much weaker spin-orbit coupling than InAs and is therefore a less promising material
for spintronic applications [11]. Last but not least the possibility to combine ternary,
e.g. GaInAs/AlInAs, compound semiconductors with indium rich content has been suc-
cessfully exploited in quantum cascade (QC) structures to effectively recycle carriers in
optoelectronic gain media [12–14] allowing for low-input/high-output devices. Therefore
it is desirable to employ III-V nano structures not only to improve the actual transistor
performance without the need for further downscaling but also to realize sophisticated
and versatile optoelectronics. Furthermore there is a necessity to explore concepts which
even go beyond the established device designs and which are hard, if not impossible, to
realize with pure silicon technology. In this work, three different aspects of device im-
provement are addressed: the exchange of channel material in traditional CMOS, the
development of new nanostructure based concepts and the use of optical properties for
more cost-effective sensing devices in particular.
Generally the methods of III-V nano structure fabrication for all of the discussed
concepts - independent whether they extend CMOS or go beyond towards spin- as well
as optoelectronics - can be broken down into either top-down or bottom-up approaches
comprising nanostructure definition by etching or epitaxial deposition, respectively. The
latter approach benefits from its capability to produce well defined crystallographic sur-
faces that cannot be achieved via top-down methods due to the roughening and damage
of the etched structures. Thus the epitaxial growth of InAs nanowires has gained more
and more attention over the last few years [15–23]. The mostly investigated growth
direction of nanowires, which is perpendicular to the substrate surface is beneficial with
regard to an as dense as possible integration of devices. Also, in vertical free standing
nanowires the influence of the substrate material in terms of lattice mismatch only im-
pacts a few monolayers of the nanowire material in close vicinity to the initial hetero
interface. Major attention is paid to the control of crystalline purity in terms of stack-
ing fault reduction [24] against the background of transport and spintronics. Vertical or
inclined growth directions are, however, not compliant with today’s planar CMOS ar-
chitectures. Therefore vertical nanowires are mainly investigated with respect to novel
device geometries which go beyond CMOS. At the same time, lateral InAs nano struc-
2
1.1 Motivation
tures are also of major interest since they can be integrated more easily into established
CMOS device concepts. To this end existing device processing concepts can be main-
tained and the device efficiency would benefit from the already mentioned superior elec-
tronic properties of InAs. A transition from the established vertical nanowire growth
to a controlled deposition of lateral nano structures is therefore desirable. However,
different requirements have to be met for each application with regard to epitaxy.
The most efficient deposition technique for III-V semiconductors is the metal organic
vapor phase epitaxy (MOVPE) and is thus the industrial method of choice. Nanowire
deposition in MOVPE is most commonly carried out either via the so called vapor liq-
uid solid (VLS) method as well as the selective area (SA) deposition method. In VLS
MOVPE, growth of nanowires is initiated by nanoscale metal droplets consisting either
of gold, or of group-III metal. These droplets act as a solvent or catalyst enhancing
the formation of a III-V compound at their base, hence resulting in the formation of
nanowires with diameters typically similar to the size of the initial droplet diameter [25].
The main benefit of this technique is its simplicity and the relatively quick substrate
preparation if no site control over each nanowire position is needed. Also, perfect control
over the nanowires’ crystal structure was demonstrated [26]. A major drawback, how-
ever, is the incorporation of extrinsic contaminants into the nanowires if gold forms the
droplet material and carbon background doping due to the relatively low temperatures
used for nanowire deposition. All in all the VLS MOVPE nanowire material purity is
far from being compatible to the very rigid demands in silicon technology in terms of
cleanness [27]. In contrast, SA MOVPE doesn’t require any use of metallic catalyst
particles or any extrinsic particles which is the main advantage of this technique and
the reason why it was employed in this work. It depends on the catalytic effect of the
unmasked surface on the decomposition of the source materials. Appropriate growth
parameters can be chosen to induce different growth rates on different crystallographic
planes and to ensure a high length to diameter aspect ratio during nanowire growth.
However, up to now no control over the crystal structure in SA MOVPE InAs nanowires
has been reported. Also, a more complicated substrate preparation is needed since a
patterned oxide layer is mandatory to serve as a selective area mask. In return total
flexibility in nanowire site control is provided. With typically higher temperatures and
the absence of any extrinsic catalysts a better decomposition of precursors and less or
no contamination of the deposited material can be expected, respectively.
In order to bring bottom-up nanowire fabrication and silicon technology together, it is
necessary to combine III-V epitaxy with silicon substrates. Contrary to III-V substrates,
silicon does not exhibit any polarity which usually determines the growth direction of
III-V nano structures. A straightforward adoption can therefore not be expected and
additional surface pre-treatment might be required. Moreover, the mostly used (111)
surface for nanowire growth is a rather uncommon one with regard to the industrially
preferred (001) silicon wafer orientation. Therefore nanowire growth on (001) and (110)
which is a natural cleaved-edge sidewall orientation of (001) – oriented substrates is of
additional interest. In the end also thermal budgets in silicon technology have to be
considered with respect to possible applications of different III-V nano structures.
Contrary to vertical III-V nanowire growth on silicon, a larger contact area between
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both materials has to be considered when it comes to the lateral deposition of nano
structures. In this case the large lattice mismatch of more than 10% [28] is justifiably
expected to have a much larger impact on their crystallinity and the formation of defects
at the interface. Also, the Stranski Krastanov growth mode usually utilized for verti-
cal nanowire fabrication is non-appropriate if continuous lateral structures are desired
instead of island formation. Therefore the growth mode needs to be altered.
1.2 Scope of this work
In this work the established SA MOVPE of III-V nano structures on III-V substrates
[29, 30] serves as a starting point. Systematic experiments are conducted in order to
address several significant questions regarding the suitability of III-V nano structures as
building blocks for future electronic devices.
As mentioned above, current silicon technology is based on low indexed substrate
orientations. To address the question whether or not a higher indexed (111) substrate
is mandatory for a bottom-up nanowire fabrication, InAs nanowire growth experiments
are carried out on lower indexed substrate surfaces followed by their morphological and
structural characterization. The focus of this investigation lies on the controlled fabri-
cation of uniform nanowires with a similar diameter control, a high length to diameter
aspect ratio and selectivity as on (111) oriented substrates. The obtained variety of
morphologically different nanowires is used to further investigate the nanowire diameter
as a potential parameter to tune their electronic properties. In subsequent experiments
in-situ doping is applied to influence the electronic properties more drastically. The role
of silicon doping is investigated with respect to its impact on the nanowire morphol-
ogy as well as its influence on ohmic contacts and general conductivity. The questions
addressed here are on the one hand whether or not the impact of doping on nanowire
morphology is dependent on the substrate orientation and on the other hand how n-type
doping changes the nanowires’ transistor characteristics and contact resistance.
Spintronic applications demand for nanowires of high crystallinity and material purity
that allow for long spin lifetimes. It is however a challenging task to determine the ma-
terial purity of nano structures since bulk characterization methods cannot be trivially
adopted. Therefore the obtained results are used to carry out a detailed comparison
between InAs nanowires fabricated by SA MOVPE, VLS MOVPE and VLS molecular
beam epitaxy (MBE) with respect to their crystal structure and conductivity. This is an
indirect method to relatively assess the material purity. Finally, the investigation of InAs
nanowire growth on III-V substrates is concluded by a comprehensive analysis of the
ability to tune the InAs nanowire crystal structure in SA MOVPE. Therefore different
growth parameters are varied systematically and the resulting structures are character-
ized by electron microscopy and diffraction as well as x-ray diffraction. All techniques are
then compared with respect to their suitability for nanowire structure characterization
and an overview is given on their technical limitations and the encountered challenges.
The question is answered which is the most influential growth parameter for structure
tuning by comparing characterization results with simulation experiments. The growth
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of GaAs/InAs core-shell nanowires is evaluated in conjunction with the structure tuning
experiments as an alternative method to affect the InAs crystal structure. These exper-
iments simultaneously serve as a first step to investigate conformal coverage of InAs on
a lattice mismatched material.
The second major part of this work is devoted to the transfer of InAs nanowire growth
on GaAs to silicon as a substrate. This transfer is mandatory regarding the integration
of InAs into current silicon technology. As already mentioned in section 1.1, the non-
polar nature of silicon demands for additional substrate pre-treatments, especially in
SA MOVPE [31]. The pre-treatment steps, however, cannot be trivially adopted in this
work due to technical peculiarities of the utilized MOVPE process such as the absence
of the commonly used hydrogen carrier gas [32]. As a consequence several experiments
are to be conducted to adapt and optimize the sample pre-treatment for growth of InAs
nanowires on silicon in a nitrogen ambient. Eventually both, the hydrogen process and
the optimized nitrogen process are to be evaluated in terms of suitability with respect to
current silicon technology production processes on the one hand and to the nanowires’
material purity on the other hand.
The third part concentrates on the fabrication of lateral rather than vertical InAs nano
structures on silicon as an alternative approach to potentially simplify the processes of
integration and electrical contacting. For this purpose the growth of InAs shells on
GaAs nanowires [33] is reviewed and the conformal growth mode of InAs is transferred
to patterned silicon and silicon on insulator (SOI) substrates. The influence of substrate
pre-treatment and growth parameters is discussed on the basis of a morphological char-
acterization by SEM. Moreover, an extensive characterization of the InAs-Si interface
is provided by TEM investigation on an atomic scale. Thus the crystal structure of
the InAs and the formation of defects at the interface are discussed and compared to
previous results from vertical InAs as well as GaAs/InAs core-shell nanowires. Finally,
the growth conditions of vertical nanowires vs. lateral nano structures are compared and
evaluated with respect to their technological applications.
In the last part the optoelectronic characteristics of III-V materials are addressed.
Contrary to the 3-D nano structure fabrication concepts mentioned above, QC struc-
tures are formed by a succession of epitaxial layers of different III-V compounds by
MOVPE and then etched into waveguide shapes. The term nano applies here to the sub
nanometer control of the layer thicknesses. A novel approach is studied which promotes
side mode suppression and thus single mode emission solely conditioned by a specific
waveguide geometry. Due to it’s monolithic integration and full compatibility with op-
tical lithographic processes, this approach is promising for the fabrication of compact
and cost-effective gas sensing devices.
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As mentioned in section 1.1 the drawbacks of top-down fabrication methods are not well
defined surfaces on the one hand and the formation of dislocations in the crystal on the
other hand especially when structures on a nanometer scale are considered. In addition,
nanowires which are uniform structures with high length vs. diameter aspect ratios are
not always producible with common etching techniques.
On the contrary the bottom-up fabrication of nano structures via epitaxial methods
doesn’t exhibit such drawbacks. Here the deposited crystalline material usually com-
prises native surfaces with clearly defined facets that in turn can be directly reused as a
substrate to successively deposit other materials epitaxially. At the moment MOVPE is
not only one of the main industrially utilized epitaxy methods but also the most effec-
tive and versatile method to controllably fabricate III-V nano structures in a bottom-up
fashion. In this chapter an overview is given about the basic concepts and technology
of nano structure fabrication by MOVPE.
2.1 Controlled bottom-up III-V nano fabrication
methods
There are two common approaches to controllably produce nanowires / nano structures.
The most common one is to use catalyst assisted methods. Here nanowires are defined
by the size of particles – usually consisting of a metal, e.g. gold. The particles can be
easily distributed on the substrate by using aerosols [34] for example. After feeding the
particle with gaseous source materials in the reactor chamber a nanowire forms at the
interface between the substrate surface and the particle as soon as the material exceeds
the solubility limit [15, 35]. This is called vapor liquid solid (VLS) growth [36]. A
schematic view of the resulting nanowires is given in figure 2.1a. In the simplest case of
substrate preparation these nanowires are statistically distributed all over the substrate
without any control of their position. However, several VLS based methods comprising a
more complicated substrate preparation to control the nanowire position were presented
in the past [16, 37, 38].
The second approach is to use selective area metal organic vapor phase epitaxy (SA
MOVPE) [39]. Here the position and size of the nanowire is dependent on a pre-
patterned mask layer atop of the substrate. On the one hand the more complicated
substrate preparation for SA MOVPE is mandatory for nanowire growth but on the
other hand, total control over the nanowires’ positions and their arrangement is given.
The main advantage of this method is, however, that it should produce cleaner material
[17], since no extrinsic impurities are employed which then would be incorporated. On
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(a) vapor liquid solid (VLS) (b) selective area (SA)
Figure 2.1: Schematics of randomly distributed, gold catalyzed VLS MOVPE nanowires as
well as an arrangement of positioned, catalyst-free SA MOVPE nanowires.
the contrary the commonly used gold in VLS MOVPE can be observed experimentally as
a contaminant in nanowires [27]. Unintentional intrinsic impurity incorporation should
moreover be reduced in SA MOVPE due to much higher temperatures used than in
catalyst assisted growth. Up to now, H2 has been used as the carrier gas to deposit
nanowires by means of SA MOVPE. This work, however, deals with the less reactive N2
as the carrier gas in SA MOVPE to obtain the nanowires. The carrier gas affects the
gas phase as well as the surface diffusion of the reactive species and thus is expected to
have an influence on nanowire growth [40].
2.2 MOVPE principle and the SA epitaxy mechanism
The characteristic feature of MOVPE is the use of metal organic precursors that serve
as group-III sources. These precursors are carried by a carrier gas into a heated reactor
chamber and are then decomposed in the gas phase or by surface reactions with the sub-
strate. Together with the group-V material which is likewise carried in as a precursor
and decomposed in the reactor the synthesis of III-V semiconductor material is realized
in an epitaxial manner. Figure 2.2 illustrates the most relevant steps in a horizontal
reactor. Here the sources diffuse through the gas phase to the substrate driven by a
concentration gradient. Due to an additional temperature gradient towards the heated
substrate several thermodynamic decomposition steps can take place in the gas phase
if the temperature is high enough. Once adsorbed by the substrate additional kinetic
surface reactions can help to decompose the precursors completely. Finally the elements
can be incorporated into the crystal or desorbed into the gas phase. Since it is ener-
getically favorable for the material to incorporate at steps or in corners this method is
well-suited to produce homogeneous layers.
In order to controllably deposit nano structures the substrate has to be prepared ad-
ditionally. In the case of the already mentioned VLS MOVPE the metal particles on
the substrate act as an solvent and help to predefine the surface reaction sites. Due
8
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Figure 2.2: Schematics of the relevant steps in the MOVPE process according to [41].
to a presumed catalytic nature of these particles the substrate temperature is usually
kept relatively low in order to avoid bulk growth [19]. However, low growth temper-
atures generally lead to incomplete precursor decomposition and as a result carbon is
very likely to be incorporated into the III-V material. The alternative selective area ap-
proach, however, abandons any extrinsic particles and takes place at significantly higher
temperatures. It was presented by Takeda [42] among others and became very popular
owing to the extensive research by the group of Prof. Fukui [7]. Today it is an estab-
lished method for controlled and catalyst free growth of nano structures. Figure 2.3a
illustrates the mechanism of selective area growth. In this figure the center bottom part
presents the cross section of a growing crystal. Left and right beside the crystal an oxide
mask is represented by a thin layer. The diffusion Jin of group-III material through the
upper boundary layer is described by equation 2.1.
Jin = D · PIII
RTsδ
(2.1)
It is dependent on the diffusion coefficient D, the partial pressure PIII of the group-
III material the universal gas constant R, the growth temperature Ts and the distance
between the substrate and the boundary layer δ. In the case of planar growth the
growth rate Ggrowth is mainly determined by PIII because of the very low desorption
rate of group-III material from the substrate. With a masked substrate the situation
becomes more complicated due to the formation of additional facets on the sides of
the crystal. Therefore an additional growth rate Gfacet has to be considered. In the
favorable case – with regard to nano structure formation – of Ggrowth being much higher
than Gfacet additional diffusion flows contribute to Ggrowth as described by equation 2.2.
Ggrowth = k · (Jin + Jv + Js) (2.2)
Here Jv is the lateral diffusion along the masked area while Js is the surface diffusion
along the side facets. An additional factor k serves as a velocity constant for surface
reactions. Finally JD describes the diffusion back to the boundary layer so that the
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(a) selective area growth (b) growth direction dependence
Figure 2.3: Schematics (source: [42]) of the selective area growth mechanism (a) and the
relation of growth rate, temperature and group-V partial pressure, depending on the crystal-
lographic direction (b).
lateral diffusion can be written as Jv = Jin − JD.
As already mentioned, the intention in selective area growth of nano structures is
to create different growth rates in different crystallographic directions by choosing ap-
propriate growth parameters. The slowest growing directions therefore form the side
facets of a structure. In III-V materials the outermost atomic layer on a {111} oriented
surface can either consist of group-III or group-V atoms. Usually those two differently
terminated surfaces are denoted as A and B type, respectively. Figure 2.3b illustrates
the growth rates along three different directions depending on temperature and group-
V partial pressure which are the main influential parameters with respect to diffusion.
In the case of a high temperature and a low group-V – here arsine (AsH3) – partial
pressure the arsenic coverage of the surface is low and vice versa. As depicted, mainly
the 〈110〉, 〈111〉A and 〈111〉B directed growth is influenced by the amount of arsenic on
the surface while the growth rate of {001} oriented surfaces stays constant throughout
the range. Thus high aspect ratio nano structures with {110} sidewalls and a (111)B
top facet are usually grown at a high temperature and a low group-V partial pressure.
Figure 2.4a nicely illustrates the relation between differently oriented crystal planes and
clarifies that with a (111)B top facet six {110} sidewalls can form a nanowire.
Against this background it becomes clear why the preferred substrate orientation for
vertical nanowire growth is (111)B. The growth rate behavior described in figure 2.3b
can be explained by a comparison of the corresponding surfaces on an atomic scale as
illustrated in figure 2.4b. The figure depicts a coverage of the (111)B facet by arsenic
trimers. These trimers prevent the growth in the (111)B direction but can be removed
at a sufficiently high temperature or reduced amount of arsenic in the gas phase [43].
The resulting dangling bonds on this facet effectively reduce the adatom diffusion and
enhance the growth rate according to a dangling bond model, introduced by Ando and
Fukui in 1989 [44] for SA growth of GaAs and AlGaAs structures. Investigations of
10
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(a) projection of crystal planes (b) atomic scale schematic of differently
oriented facets
Figure 2.4: Image (a) illustrates the relation of crystal planes in a projection when viewed
parallel to a 〈111〉 direction while image (b) presents the atomic scale schematics (source: [43],
modified) of three differently oriented facets of a III-V – in this case GaAs – semiconductor
crystal.
growth conditions on facet formation and quantitative relations between different growth
parameters and the facets’ Gibbs free energy were reported by Ikejiri et al. for GaAs
nanowires in [20] and [45], respectively.
11

3 Free-standing InAs Nanowires
After the short background on the principles of SA growth by MOVPE in the previous
chapter, the following sections are devoted to the fabrication and characterization of free-
standing nanowires, that is, nanowires with growth directions perpendicular or inclined
to the underlying substrate. First things first: one of the most crucial, time consuming
and sensitive steps in nanowire fabrication by SA MOVPE is the preparation of a proper
oxide mask in spite of the orientation or type of substrate that is used.
3.1 Selective area mask fabrication
Although SA MOVPE is a convenient concept to precisely place nano structures onto
a given substrate special attention has to be paid to the mask fabrication. Ideally, the
mask consists of a thin and uniform silicon dioxide (SiO2) layer with appropriate open-
ings of defined size and position. In the case of III-V substrates which don’t exhibit a
thermally controllable native oxide as for example silicon, the mask oxide has to be ad-
ditionally applied to the wafer. As a follow-up to previous successful results [29, 46, 47]
the relatively simple and established concept of spin-on-glass for thin film preparation
was chosen in this work. In this process the substrate is spin-coated with hydrogen
silsesquioxane (HSQ) [48] which later is thermally transformed into a non-stoichiometric
silicon oxide layer. The benefit of this technique is that it’s relatively fast and less com-
plicated than usual oxide deposition methods as for example the commonly used plasma
enhanced chemical vapor deposition (PECVD). With an appropriate HSQ dilution and
spinning rate homogeneous layers, very similar to SiO2, with typical thicknesses of less
than 50 nm can be fabricated in a reproducible manner.
The oxide layer is used as a mask to effectively predefine sites and arrays for nanowire
growth. To this end the underlying substrate surface has to be selectively exposed.
This can be done by a combination of lithography and etching. A method to predefine
hole arrays comprising electron beam lithography (EBL) and reactive ion etching (RIE)
was introduced in a previous work by Klinger et al. [49]. Afterwords the process was
successively improved with respect to hole size uniformity, small diameters and mask
cleanness [29] and is presented here in a further optimized form. All significant steps
are illustrated in figure 3.1 and described as follows.
The HSQ is applied onto the substrate by spin coating (a). As a side note, any initial
cleaning of the substrate turned out to be not necessary. In the next step, the HSQ
is transformed into SiOx by thermal annealing on a hot plate (b). Here the thermally
supplied energy is used to crack weak hydrogen bonds in the HSQ and induce the
formation of substitutional oxygen bonds [48, 50]. The finally oxide-coated substrate is
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(a) HSQ spin coating (b) HSQ → SiOx tempering (c) PMMA spin coating
(d) electron beam lithography (e) resist development (f) reactive ion etching
(g) cracking of callous resist (h) wet-chemical resist strip (i) cleaning of residual organics
Figure 3.1: Selective area HSQ mask processing with electron beam lithography [29].
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then prepared for EBL by spin coating with multiple layers of poly(methyl methacrylate)
(PMMA) (c). PMMA is used in EBL as a positive resist which means that any energy
supplied by an electron beam will cause the resist to dissolve locally in a developing
solution and thus selectively expose the underlying oxide layer. The molecular chain
lengths and dilutions of the individual PMMA layers are chosen specifically to form a
sensitive layer directly on the oxide, followed by a thick and less sensitive double-layer
on top. In the following EBL (d) a relatively wide cross section of the more sensitive
resist layer is cracked into parts that will be dissolved later. In contrast only a small
cross section of the overlying less sensitive layer is sufficiently cracked by the e-beam,
resulting in a narrower opening after development. Together both cross sections form
a so called undercut (e). Next, a RIE step with CHF3 gas is used to remove the oxide
locally and to expose to underlying substrate (f). Due to the anisotropic nature of this
etching step the diameters of the resulting holes in the oxide are mainly predefined by
the topmost PMMA layer. The undercut, however, helps to avoid any contact of the
PMMA/SiOx interface with the etching plasma which otherwise resulted in hardened
and difficult to remove PMMA rims around the holes [29]. After hole definition the
sample is exposed to an isotropic oxygen plasma to simplify the following resist strip
(g). The resist is then removed by acetone in an ultrasonic bath followed by a rinse in
isopropyl alcohol (IPA) and further treatment in sulfuric acid (H2SO4) (h). Finally, a
short oxygen plasma treatment is conducted in order to remove any residual organics.
It is absolutely essential to avoid any organic material on the mask during epitaxy that
will otherwise result in polycrystalline and non-selective growth [29]. All details and
quantities of the described process are listed in table 3.1 for the sake of completeness.
Alternatively to the EBL process mentioned above, similar results can be achieved
with nano imprint lithography (NIL) [33]. This relatively novel technique for nano
patterning was introduced by Prof. Chou et al. [51] and has been extensively developed
during the last few years. Today NIL is a popular method to pre-pattern substrates for
nanowire growth [38]. Compared to EBL based methods it has the benefit of higher cost
efficiency and a potentially higher sample throughput once an initial imprint stamp is
created.
3.2 Growth on (111)B and lower indexed substrates
In nanowire growth, whether it is VLS MOVPE, SA MOVPE or even MBE, the most
commonly observed growth direction is 〈111〉. Therefore {111} oriented substrates are
a natural choice for the fabrication of vertical wires [17, 18, 20, 37, 39, 52, 53]. Figure
3.2 presents an example of InAs nanowire growth on a GaAs(111)B substrate by SA
MOVPE. Perfect site control as well as selectivity and a very high uniformity of the
nanowires can be achieved with the sample preparation technique mentioned in the
previous section. In addition, nanowires produced with this method are usually free
of any tapering that can sometimes be observed in VLS grown structures at increased
growth temperatures [35]. According to the illustration in figure 2.4a the nanowires
exhibit six {110} sidewalls where growth is highly suppressed and a fast growing and
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Table 3.1: Mask preparation process overview for GaAs wafers
steps parameters values
cleaning none out of the box
spin-on-glass diluted HSQa 1 HSQ + 7 MIBKb
spinning rate 5000 rpm
annealing to form SiOx hot plate 2 min @ 130
◦C
20 min @ 275 ◦C
layer thickness ≈ 30 nm
adhesion agent HMDSc 6000 rpm
e-beam resist 1st PMMAd layer 50k [4%]
spinning ratee 6000 rpm
hot platee 5 min @ 170 ◦C
2nd PMMA layer 950k [2%]
3rd PMMA layer 950k [2%]
L I T H O G R A P H Y
development AR600-55 1 min
IPAf 1.5 min
N2 flow until dry
mask etching RIEg CHF3 75 s @ 300 W
resist strip O2 barrel reactor 30 s @ 300 W
acetone + ultrasonic 3 min
IPA 1 min
H2SO4 + ultrasonic + heat 3 min
DI water until ρ > 8 Ω cm
N2 flow until dry
RIE O2 15 s @ 200 W
pre-epitaxial cleaning H2SO4 5 min
DI water 2 min
ahydrogen silsesquioxane
bmethylisobutylketone
chexamethyldisilazane
dpolymethylmethacrylate
eeach layer
fisopropyl alcohol
greactive ion etching
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(a) (b) (c)
Figure 3.2: Tilted SEM of selectively grown InAs nanowires on a masked GaAs(111)B sub-
strate (represented by the dark background). The image with the lowest magnification (a) ex-
emplarily demonstrates the degree of uniformity and selectivity achievable with SA MOVPE.
A homogeneous diameter with no tapering can be observed in the next higher magnified view
(b). The highest magnification (c) reveals a flat tip with additional inclined side facets.
flat (111)B top facet as shown in figure 3.2c. The typical height vs. diameter aspect
ratios are in the order of 10 up to 100 with diameters around 100 nm and lengths of
several microns. The established and typically used growth parameters for vertical InAs
nanowire growth in this work are listed in table 3.2.
High indexed surfaces as e.g. (111)B are, however, rather uncommon in current sil-
icon technology as mentioned in section 1.1. Other substrate orientations can result
in a formation of inclined structures which have already been observed [15, 29] but no
systematic study of SA MOVPE InAs nanowire growth has been carried out on lower
indexed substrates yet. Figure 3.3 schematically illustrates the relation between 〈111〉
directions and differently substrate orientations. In general eight different [hkl] direc-
tions exist with (h, k, l) ∈ {−1, 1}. Four of these directions belong to the group-III
terminated {111}A facets in a III-V crystal while the other four belong to the group-V
terminated {111}B type facets. In figure 3.3a all these directions are shown relative to
a (111)B oriented substrate. It is obvious that only one B type direction points out of
the substrate in this case while the other three B directions point downwards into the
substrate. The three visible upward pointing A directions are usually suppressed during
Table 3.2: Typical growth parameters for vertical InAs nanowires [46].
carrier gas preactor total flow growth time T p(AsH3) p(TMIn) V/III
(mbar) (l/min) (min) (◦C) (Pa) (Pa)
N2 20 3.1 3:00 650 12.9 0.118 110
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(a) (111)B substrate (b) (001) substrate (c) (110) substrate
Figure 3.3: Illustration of A (big, blue) and B (small, red) type 〈111〉 directions relative to
differently oriented substrates.
SA epitaxy (compare figure 2.3b), thus allowing for vertical nanowire growth. Figure
3.3b illustrates the corresponding relations in case of a (001) substrate. Here two equally
inclined A and B directions point upwards, respectively. Thus growth along both B di-
rections is principally possible and has already been observed for GaAs nanowires [29].
In the last shown case of a (110) substrate (figure 3.3c) one B direction points upwards
with an inclination relative to the substrate while two other B directions are parallel to
– or in plane with – the substrate’s surface. An inclined growth of nanowires should
also be possible in this case if, however, growth along both in-plane B directions can
be suppressed. The next two sections address the suitability of GaAs(001) and (110)
substrates for SA epitaxy of InAs nanowires.
3.2.1 GaAs(001) substrate
According to previous experiments with GaAs growth on (001) substrates [29] the stan-
dard growth parameters for vertical InAs nanowires (c.f. table 3.2) were initially ap-
plied to a patterned GaAs(001) wafer. The resulting structures as shown in figure 3.4a
were very inhomogeneous and their majority did not exhibit a typical nanowire shape.
Moreover, structures originating from neighboring nucleation sites were found to coa-
lesce, preventing the formation of individual wires. The growth parameters were varied
in further experiments in order to improve homogeneity and aspect ratios of the nano
structures.
Figure 3.4b presents a result obtained at the same temperature of 650 ◦C but with
a reduced V/III ratio of 20. These structures were obviously much more uniform but
still coalesced with an occasional formation of wires. It is apparent that in this case
the material tends to form elongated shapes in two similarly inclined directions which
correspond to the two inclined 〈111〉B orientations relative to the substrate (see figure
3.3b). Most of the visible structures exhibited a v-like shape, indicating that neither
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(a) (b) (c)
Figure 3.4: Tilted SEM of selectively grown InAs structures on a GaAs(001) substrate with
three different parameter sets.
of both directions was preferred over the other. In comparison, the growth of GaAs on
a similarly structured GaAs(001) substrate resulted in nanowire formation, randomly
oriented along only one of both directions [29].
In a subsequent experiment the temperature was increased to 750 ◦C and the V/III ra-
tio was set back to the default value of 110. The resulting structures shown in figure 3.4c
exhibited a totally different morphology with rather triangular cross sections. Taking
into account the faceting of these structures and the substrate orientation it becomes
apparent that the facets belong to the {110} family. The growth rates on all facets
is therefore equally slow at such a high temperature while {111} type facets are not
present. A similar formation of structures solely enclosed by {110} facets has also been
observed in GaAs nanowire growth when temperatures higher than usual were applied
[29].
Regardless the changes of growth parameters it has not been possible to realize site
selective and inclined InAs nanowires on a patterned GaAs(001) substrate so far. Sur-
prisingly, however, nanowire growth could be observed on the substrate’s sidewalls which
were created by cleavage of the initial 2 inch wafer into quarter pieces prior to epitaxy.
Due to the lack of any intentional patterning on the sidewalls, these nanowires grew
in a self organized fashion but at the standard growth parameters as denoted in table
3.2. In figure 3.5a the nanowires are shown on the cleaved edge next to the substrate’s
(001) surface which is partially masked. It can be observed that the masked area is
completely free of any nucleation while the exposed area on the (001) surfaces comprises
three dimensional – Stranski-Krastanov – growth as expected due to the lattice mismatch
between InAs and GaAs [54]. On the sidewall this type of growth can be observed as
well but additionally a high density of self organized nanowires is present. These wires
exhibited statistically distributed diameters the thinnest of which were around 20 nm
thus exceptionally thin compared to the usually around 80 nm to 100 nm thick wires
achieved with SA epitaxy. Figure 3.5b depicts the wires from another perspective with
19
3 Free-standing InAs Nanowires
(a) (b) (c)
Figure 3.5: Multi-directional SEM of self organized InAs nanowire growth on a GaAs(001)
substrate’s sidewall. The depicted section is illustrated as a red square with respect to the
corresponding sample orientation. View (a) depicts the partially masked top surface and the
cleaved edge of the substrate. In views (b) and (c) the sidewall is located at the bottom while
the nanowires are shown from two perpendicular directions, respectively.
a visible inclination relative to one of the {110} type sidewalls. Together with the incli-
nation angle of around 55◦ – which corresponds to half of the tetrahedral angle (109.5◦)
– between the sidewall and the wires, the next figure 3.5c can be used to determine their
crystallographic orientation. In this last projection parallel to the [001] direction the
wires don’t exhibit any inclination. This in turn indicates that their growth direction is
of 〈111〉 type if compared with the illustration in figure 3.3c.
Despite the reasonable orientation of the wires it was not apparent why this kind of
nanowire growth occurred on the unpatterned sidewall. The samples shown previously,
grown at different growth parameters (see figure 3.4b and 3.4c) were also investigated
with respect to sidewall nanowires. In figure 3.6b and 3.6c corresponding sidewalls of
the identical samples did not exhibit any visible nanowire growth. The first sample
in this figure is grown at the same conditions as the sample in figure 3.5, however, no
pre-epitaxial processing was applied. As a result, also no nanowire formation could
be observed on its sidewall indicating that not only the parameter window for the self
organized nanowires was relatively narrow but also the pre-epitaxial processing happened
to play an important role.
Up to this point all previous samples underwent the similar mask fabrication and
patterning process including e.g. reactive ion etching as listed in table 3.1. In order to
find the decisive process step to cause the nanowire formation, growth on differently
processed samples was performed. It was found that out of all processing steps the RIE
with CHF3 gas was essential for nanowire nucleation afterwards. Growth on a fully
processed sample is compared in figure 3.7 to the growth on a plain GaAs(001) wafer
that was only treated by RIE. Both samples obviously exhibited nanowire growth on
their sidewalls contrary to the unprocessed sample in figure 3.6a where no nanowire
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(a) (b) (c)
Figure 3.6: SEM of {110} type sidewalls at different growth parameters. The sample (a)
shown at the default parameters did not undergo any pre-treatment. In contrast, samples (b),
(c) were etched as usual before epitaxy.
(a) (b) (c)
Figure 3.7: SEM of sidewall wires on differently processed samples with similar growth pa-
rameters. A fully processed sample (a) comprising long wires as expected. The next sample (a),
processed only by a RIE step also exhibits wires, contrary to the completely unprocessed sam-
ple in figure 3.6a. The shape of nucleation sites (c) emphasizes the influence of the anisotropic
etching (the inset illustrates the cleaved edge’s relation to this shape).
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(a) small pitch, small hole size (b) large pitch, small hole size (c) large pitch, large hole size
Figure 3.8: SEM of selectively grown InAs nanowires on a GaAs(110) substrate. The nanowire
to nanowire distance for each depicted array was defined as follows: (a): 500 nm; (b) and (c):
1000 nm. The mask hole size is larger in (c) compared to (b). An in-plane grown wire is
marked exemplarily in (b).
growth could be observed despite similar growth conditions. Further below the cleaved
edge the nanowires’ nucleation sites on the sidewall were found to form tail like shapes
that always pointed downwards. Their direction is indicative for a formation due to
anisotropic RIE, which is also directed downwards.
To conclude, a high aspect ratio InAs nanowire growth on GaAs(001) substrates could
only be achieved on the substrates’ {110} sidewalls in a self organized manner. Although
these wires had exceptionally small diameters, there is little chance to produce them
in a controllable and well defined manner on a sidewall. The SA epitaxy on (110)
oriented GaAs substrates was investigated next in order to achieve site selective and
easier accessible nanowires on a larger scale.
3.2.2 GaAs(110) substrate
The (110) substrate has the next higher indexed orientation compared to (001) which
is still lower than (111). This direction is also a natural cleaved edge orientation in
silicon and therefore easier to realize in conventional processes than the preferably for
nanowire growth used (111) orientation. To this end GaAs(110) substrates were masked
by the same process as described in table 3.1 and the standard growth parameters as
in table 3.2 were applied. Figure 3.8 presents the resulting nanowire growth. Obviously
the nanowires altogether exhibited a similar inclination which is reasonable as described
in section 3.2. The wires shown in figure 3.8a are placed in arrays with a nanowire to
nanowire distance – called pitch here – of 500 nm. In these arrays their morphology
was found to be also taperless and with diameters similar to the vertical wire growth
on GaAs(111)B. Their similar inclination apparently prevents any contact in between
individual wires. The previously discussed additional in-plane 〈111〉 growth directions
became apparent in arrays with a larger pitch and especially larger mask hole sizes. For
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example a lying nanowire is visible in between the standing wires in figure 3.8b where
the pitch is increased to 1000 nm. An increased mask hole size at the same pitch caused
an obvious decrease in nanowire uniformity as shown in figure 3.8c. Here many of the
wires exhibited additional growth along at least one of the additional in-plane 〈111〉
directions. These additional growth directions seemed, however, to be suppressed when
the nanowire pitch and hole size were both small enough. It has been observed in the
context with nanowires of other material systems that a dense pitch can lead to a gas
phase depletion at the nanowires’ bases [47]. Growth in the vicinity of the substrate’s
surface is therefore very unlikely with sufficiently long and densely placed nanowires.
Together with this effect a sufficiently small hole size may help to avoid the in-plane
oriented growth.
All in all lower indexed substrates can be successfully used for selective area epitaxy
of InAs nanowires as long as only one outward pointing 〈111〉B direction per nucleation
site is present. Therefore the relatively uncommon (111) substrate orientation is not
imperative to obtain nanowire growth. In addition the inclined growth direction of
nanowires on (110) oriented substrates offers an interesting option for alternative device
geometries where the nanowires’ sidewalls can be exposed without being shadowed by
neighboring wires for example.
3.3 Electronic properties
Two of the main reasons why InAs could be superior to silicon when used in electronic
devices are its higher bulk carrier mobility and intrinsic conductivity on the nano scale.
InAs has a bulk electron mobility in the order of 4× 104 cm2/Vs at room temperature
which is more than twenty times higher compared to silicon [8].
The effect of intrinsic conductivity on the nano scale is caused by the influence of sur-
face states on the conduction band profile. In a crystalline solid the bulk band structure
is different from the band structure that forms at the surface [55]. The surface band
structure gives rise to a surface density of states consisting of acceptor and donor states.
A surface Fermi energy level EFS determines the filling of these surface states similar to
the Fermi level EF in the bulk. The alignment of EFS and EF at the interface is typically
called Fermi level pinning and leads to a bending of the bulk band structure. Depending
on the energetic position of the surface states with respect to the bulk band structure
charges have to be moved in order to align both Fermi levels. In many semiconductors
including Si and GaAs the surface states are energetically located in the band gap [55]
with EFS < EF. Here the Fermi level pinning leads to a surface depletion layer since
charges are moved from the bulk to the surface states in order to realize charge neutrality.
As a narrow band gap semiconductor InAs exhibits a surface Fermi level which is higher
than the bulk Fermi level and energetically located above the band gap. Consequently,
the Fermi level pinning creates an electron accumulation layer at the surface.
Surface Fermi level pinning has a significant impact on the electronic properties of
nano structures since their surface to volume ratio is dramatically higher compared
to bulk material. As a matter of fact thin InAs nanowires can become intrinsically
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Figure 3.9: Simulations [56] of the diameter-dependent electronic properties in InAs nanowires
at room temperature for three different diameters. The conduction band edge EC, carrier
concentration n and probability densities for n = 1, 2 and |l| = 0..2 are plotted as a function
of the nanowire radius r. The average carrier concentrations navg are given above the figures.
conductive with a Fermi level above the band gap throughout their whole cross section.
This behavior is illustrated in figure 3.9 where the electronic properties of a series of
nanowires with three different diameters were simulated.
Already in the thickest wire (a) the Fermi level pinning results in a conduction band
edge energetically lower than EF even at r = 0. Moreover this wire exhibits the strongest
band bending resulting in a pronounced carrier concentration peak near the surface.
From the probability densities it becomes clear that most of the free carriers are located
close to the surface of the wire. Thus a typical surface accumulation layer can be
expected in InAs wires with diameters around 100 nm.
In nanowire (b) the diameter is reduced to 50 nm. As a result the band bending is
much weaker and the difference between EC and EF in the center of the wire is increased
by almost 60 meV. Now the carrier concentration peak is much less pronounced and a
significant portion of free electrons can be expected in the center of the wire as well.
Wire (c) with a diameter of 25 nm has such a high surface to volume ratio that the
conduction band energy is dominated by the surface states. EC is just slightly higher
in the center of the wire than close to its surface. This can be explained by the fact
that the Fermi level pinning is present on the whole nanowire surface. As opposing
sidewalls of the nanowire approach each other with decreasing nanowire diameter, EC
has less and less chance to return back to its bulk value. In other words, with an
decreasing diameter the contribution of surface properties exceeds the bulk properties.
This is confirmed by the carrier concentration peak position which is more closely to the
nanowire’s center than to the surface. Additionally the average carrier concentration
navg of 5.42× 1017 cm−3 is almost twice as high as for wire (a).
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Figure 3.10: Two-terminal measurement results of the electronic properties of InAs nanowires
grown on {110} type surfaces. A contacted wire in a four-terminal configuration is shown
exemplarily in the inset. The resistivity values include contact resistances. Mobility and
carrier concentration are obtained from field effect measurements via a back-gate (SEM image
and data courtesy of H. Y. Gu¨nel).
The large variety of nanowires with different diameters obtained from growth exper-
iments on {110} type surfaces is used in the next section to investigate the diameter
dependence of electronic properties experimentally.
3.3.1 Influence of diameter on conductivity
Although industrially desirable it is technologically very challenging to electrically con-
tact free standing nanowires, especially when placed in dense arrays. Some techniques
were previously reported how to fabricate vertical nanowire field effect transistors [57].
However, they can neither be applied to sidewall grown wires, nor is it clear if these
techniques are feasible to contact free standing wires with an inclination. Therefore
an easier contacting technique was used in the context of this work which includes the
removal of the wires from the growth substrate and their transfer to a target substrate,
pre-patterned for contacting.
The wires were removed mechanically in a cleanroom environment and dispersed onto a
thermally oxidized silicon substrate comprising a 100 nm thick SiO2 layer and predefined
bonding pads. Afterwards the positions of the randomly placed wires relative to the
bonding pads were identified by SEM. This information was then used to define non-
annealed contact electrodes – 10 nm Ti / 180 nm Au – to the bonding pads by EBL and
metal evaporation with preceding argon sputtering in order to clean the wires’ surfaces.
Two ohmic contacts per wire allow for electric measurements in a FET configuration
together with the highly n-doped substrate serving as a back-gate. Four ohmic contacts
additionally allow for an independent determination of the contact resistance [58].
Figure 3.10 presents the resistivity ρ = Rpid2/4l of a variety of nanowires with different
diameters d. The resistance R was extracted from a linear fit of the two terminal I-V
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measurements. Here, l is the separation of the electrodes. Strikingly the resistivity values
are spread over multiple orders of magnitude with the largest variance at the lowest
diameters. Four-terminal measurements revealed that the contact resistance was almost
negligible compared to the wire resistance. Therefore the strong fluctuation in resistivity
is indicative for a strong influence of surface related impurities on transport. Generally
the majority of the thinnest wires exhibited the highest resistivity although their carrier
concentration was expected to be the highest according to the simulations in figure 3.9.
The overall resistivity tends to increase for diameters below 40 nm. This behavior was
also observed by another group [59] and attributed to quantum confinement. As a matter
of fact the electron’s Bohr radius in InAs has a similar value.
The other graphs in figure 3.10 show dependencies of field effect mobility and car-
rier concentration on the diameter, respectively. These values were determined based
on field effect measurements (presented in section 3.3.2, starting on page 26) and the
corresponding threshold voltages Vth which were linearly extrapolated from the trans-
fer characteristics. Vth was used to calculate the carrier concentration according to
n3D = C|Vth|/elpi(d/2)2 with C the gate capacitance [60]. The mobility was calculated
according to µFE = gml
2/CVDS with the maximum transconductance gm = ∆ID/∆VG
and VDS the drain-source voltage.
The carrier concentration obviously increased towards smaller diameters as expected
from the simulations in figure 3.9. On the contrary the mobility generally exhibited
a decreasing trend with decreasing diameter and decreased drastically at very small
diameters. Since the mobility decreased more strongly than the carrier concentration
increased, an increase of resistivity with decreasing diameter is reasonable since it is
inversely proportional to the product of n3D and µFE. The measured mobilities are
in general around one order of magnitude lower compared to bulk InAs but, however,
comparable to the results of other studies on InAs nanowires [59, 61, 62]. Usually the
generally reduced mobility is attributed to stacking faults in InAs nanowires which are
present in a high density and will be discussed later. The drastic decrease at diameters
below 40 nm can possibly be explained by an increased impact of surface scattering
[24, 61, 63].
In sum the qualitative electronic properties of catalyst-free grown and undoped InAs
nanowires can be regarded as promising due to the confirmed conductivity on the one
hand. Their mobility comparable to bulk silicon makes them less attractive than initially
anticipated on the other hand. It can be noted that their diameter was found to be a
potential parameter to tune the electronic properties. Moreover, the field effect transistor
results showed an exceptionally good gate control which will be discussed in another
context later. The tunability of their electronic properties by doping as well as their
material quality and crystalline structure is investigated in the next sections in order to
understand their electrical behavior.
3.3.2 Applicability of doping and its influence on conductivity
Doping is a convenient way to control the carrier concentration and band structure of
semiconductors. It can be applied in MOVPE by introducing the flow of an appropriate
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(a) doping factor 1 (b) doping factor 50 (c) doping factor 500
Figure 3.11: SEM of SA InAs nanowires on GaAs(111)B after the introduction of different
amounts of disilane during growth (Images courtesy of A. Winden [30]).
precursor. In this work disilane (Si2H6) was used as the precursor to supply Si as an
n-type dopant. Disilane is known to incorporate very efficiently into the semiconductor
crystal with no significant temperature dependence compared to silane [64, 65]. It is
therefore a good choice especially for doping of nano structures as already confirmed in
previous results with GaAs/AlGaAs nanowires [47].
All doping experiments were carried out at the standard growth parameters listed
in table 3.2. A different partial pressure of disilane was adjusted for each growth run
and the doping precursor was supplied during the whole growth time together with
TMIn. A doping factor was defined to quantify the amount of supplied disilane more
easily. The doping factor represents the multiplier of the smallest partial pressure ratio
of p(Si2H6)/p(TMIn) = 7.55× 10−5 and is significant since Si competes with In for
incorporation in the respective lattice site. This ratio would correspond to a doping
concentration of nd = 3.3× 1017 cm−3 if InP were the matrix [30, 66].
Figure 3.11 depicts an excerpt from the results of doping experiments. Wires with
three different doping factors – 1, 50 and 500 – are presented. Comparing figures 3.11a
and 3.11c in particular it becomes obvious that the nanowires’ diameter increased and
the length decreased the higher the doping factor was set. This indicates an increased
radial growth rate at higher doping factors, probably due to a reduced diffusion of group-
III material along the {110} sidewalls resulting in a reduced length vs. diameter aspect
ratio as well. The impact of silicon doping on morphology was found to be, however, less
detrimental for InAs nanowires than for their GaAs counterpart as reported elsewhere
[47].
Similar doping experiments were performed on GaAs(110) oriented substrates as well.
Wires with a doping factor of 500, grown selectively in different mask configurations are
presented in figure 3.12. The morphology of these wires changed drastically depending
on the pitch of the mask holes as well as their diameters. Fairly uniform wires as shown
in (a) could only be obtained in dense arrays with the smallest hole sizes. An increase in
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(a) small pitch, small holes (b) small pitch, large holes (c) large pitch, large holes
Figure 3.12: SEM of SA InAs nanowires on GaAs(110), doped with a factor of 500. The
mask’s hole pitch was set to 500 nm in (a), (b) and to 1000 nm in (c).
hole size at the same pitch already lead to nonuniform wires with a much lower aspect
ratio and tapered tips as in (b). The most detrimental impact of doping on the wires’
aspect ratio was observed at a large hole pitch and large hole diameter as well. Not
only obvious tapering was visible in this case but also a very pronounced formation of
the in-plane 〈111〉 growth directions that were already observed in section 3.2.2. These
results again indicate that doping by disilane has a diminishing effect on the surface
diffusion along the nanowires’ {110} type side facets. The observed tapering can also
lead to a formation of higher indexed and polar facets where growth is enhanced. In
sum, doping could be applied in relatively high amounts to inclined nanowires grown on
(110) oriented substrates as well, however, only in very dense arrays with small mask
hole sizes without changing the morphology drastically. It was experimentally more
controllable to apply doping to nanowires deposited on (111)B substrates. Their growth
is evaluated quantitatively with respect to their morphology and electrical properties as
follows.
Graph (a) in figure 3.13 presents a statistical evaluation of the nanowire aspect ratio at
different doping factors. All values were calculated based on the diameters and heights
averaged from multiple neighboring wires on each sample with a similar pitch. The
average aspect ratio exhibits a nonlinear behavior with increasing doping. It decreases
relatively fast from more then 50 down to around 35 in the range of doping factors 1 to
50. From there up to doping factor 500 it decreases more slowly by a similar amount
to a ratio of less than 20. Of course, the reduction of aspect ratio is technologically not
desirable. However, nanowires with an aspect ratio of around 20 can be still regarded as
useable to apply e.g. electrical contacts. In contrast to the decreasing aspect ratio the
nanowire uniformity was found to increase with increased doping. This is indicated by
the reduced standard deviation particularly at the two highest doping factors in the same
graph. Looking at the insets of averaged diameters and heights vs. doping in (a) the
increase in uniformity can be mainly attributed to the lower variation of the individual
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Figure 3.13: Statistical evaluation results of the InAs nanowire properties’ dependence on the
doping factor. Error bars represent the standard deviation of the averaged data. A blue line is
superimposed in (a) to indicate the observed trend. The inset in (b) presents an SEM image of
a contacted nanowire in a 4-terminal configuration including a schematic of the wiring (Data,
SEM image and schematics in (b) courtesy of S. Wirths [63, 66]).
nanowire height at higher doping factors since a relatively high standard deviation in
height can be observed at low doping factors only. Interestingly, both, the nanowires’
diameter and height are reduced at the highest doping factor 500 compared to height
and diameter at factor 250. These values imply that the total volume of deposited InAs
was effectively lower at the higher doping factor in spite of a similar growth time as well
as similar growth parameters, except for doping. The obviously reduced overall growth
rate was, however, not further investigated due to the lack of technological applicability
of these low aspect ratio wires.
In addition to the morphological analysis the nanowires were electrically contacted in
a similar fashion to the wires in the previous section. The dependence of their resistivity
on the doping factor was evaluated statistically. Graph (b) in figure 3.13 presents the
corresponding results from two terminal as well as four terminal measurements. In a four
terminal measurement the nanowire’s resistance between contacts 2 and 3 (see inset of
figure 3.13b) was calculated from the fraction of measured voltage and injected current
through contacts 1 and 4. The corresponding two terminal measurement was performed
with current injection through contacts 2 and 4.
For the results of both configurations the observed trend was similar to the previously
discussed behavior of aspect ratio. The average resistivity and its standard deviation
both decreased with increasing doping. An explanation for the decreased statistical
spread of the nanowire resistivity might be a changed carrier concentration in the inner
part of the nanowire, along its axis. The bending of the conduction band is expected to
be significantly reduced at high doping factors as also described by Blo¨mers in [58]. Thus
a high amount of carriers which are not closely located to the surface can contribute
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Figure 3.14: FET measurement results – drain current vs. back-gate voltage at room temper-
ature – for undoped wires with different diameters as well as differently doped wires. (a), (b)
show transistor curves obtained from thin and thick wires discussed in section 3.3.1. (c) presents
corresponding results for wires with different doping factors (Data courtesy of H. Y. Gu¨nel and
S. Wirths).
to the transport in the wire. The impact of process induced surface impurities can
therefore be less detrimental on transport properties than in an undoped wire where
transport happens very close to the surface exclusively. Resistivity values calculated
from two terminal measurements are generally higher than those based on four terminal
measurements due to the included contact resistance which is eliminated in the four
terminal configuration. The difference between the two terminal and four terminal values
at similar doping factors is therefore indicative for the amount of contact resistance.
It is notable in this regard that not only the pure nanowire resistivity decreases with
increasing doping but that the actual contact resistance decreases to a negligible amount
already at a doping factor of 100.
Some of the wires with different doping factors were additionally measured in an FET
configuration and compared to results obtained from undoped wires discussed above in
3.3.1. All the data is presented in figure 3.14 for comparison. The undoped wires showed
an exceptionally good gate control in general. Those with very thin diameters around
30 nm were easy to pinch off at relatively low gate voltages as shown in (a). In this off
state which is essential for a transistor device the wire is completely depleted of carriers
due the negative potential applied to the back-gate. A similar behavior was observed for
relatively thick undoped wires with a diameter of around 125 nm as shown in (b). Higher
source-drain voltages were applied here due to the wire’s higher ruggedness with respect
to the amount of current flow. Although the thicker wires could also be completely
pinched off, more negative gate voltages had to be applied compared to the thinner
wires. Nevertheless, both measurements confirmed the n-type conductivity in undoped
wires, whether thick or thin. They were used to linearly extrapolate the threshold
voltage Vth from the curves’ slopes in order to calculate the mobility and carrier density
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Table 3.3: Growth parameters and axial growth rates for all three nanowire types.
T V/III ambient growth rate
(◦C) (nm/min)
SA MOVPE 650 110 N2 50 - 800
VLS MOVPE 400 6 N2 1000
VLS MBE 530 3 UHV 13
values presented in section 3.3.1. Graph (c) presents corresponding measurements for
three different highly doped – factor 1, 100, 250 – wires. The n-type conductivity could
be also confirmed for these wires but, however, none of the wires could be completely
depleted. The decrease of current seems to saturate slightly above zero in the case of
the wire with the lowest doping and at higher values the more the wires were doped.
All in all doping with disilane not only improved the nanowire conductivity but also
helped to very efficiently decrease the contact resistance, already at relatively low doping
factors. As a side effect the nanowire uniformity could be greatly improved by applying
doping with the drawback of aspect ratio deterioration [67]. Despite these benefits,
doping was found to be detrimental to the nanowire transistor performance indicated
by the inability to pinch them off at higher doping levels.
3.3.3 Conductivity as an indirect indicator for material purity
The quantification of material purity in nano structures is a very challenging task and
prone to controversial discussions. Nevertheless, a highly pure material is an indispens-
able requirement for nanowire based devices. Contaminants such as gold are detrimental
to processes in silicon technology and are to be avoided. Carbon which is always present
in metal organic precursors can additionally incorporate into the deposited material if
decomposition is incomplete and act as an unintentional dopant. Doping – whether in-
tentional or not – can in turn determine transistor performance as shown in the previous
section. SA MOVPE, being catalyst free, is a promising deposition method to avoid gold
contamination, however, it still has the drawback of possible carbon incorporation by
the precursors.
In this section, an investigation of intentionally undoped nanowires is presented which
were produced by three different growth methods: SA MOVPE, VLS MOVPE and VLS
MBE. Their crystal structure and electrical properties are compared. The aim is to assess
qualitatively the degree of impurities. An overview of the most important parameters
used in the different epitaxy methods is given in table 3.3. In both MOVPE methods
nitrogen was utilized as the carrier gas instead of the commonly used hydrogen. This
choice typically results in a higher growth temperature needed for nanowire deposition
[46] which in turn is beneficial for a more complete decomposition of precursors, hence
a lower amount of carbon background doping. VLS MOVPE however demands for
much lower temperatures compared to SA MOVPE regardless the use of a nitrogen
31
3 Free-standing InAs Nanowires
(a) catalyst free SA MOVPE (b) Au catalyzed VLS MOVPE (c) In catalyzed VLS MBE
Figure 3.15: SEM of InAs nanowires grown with different methods (Images (b) and (c)
courtesy of Prof. W. Prost and T. Rieger, respectively).
ambient. The difference in MOVPE growth temperature for the wires presented here
is around 250 ◦C. To put it in another context, SA MOVPE nanowires can be grown
at temperatures similar to conventional layer growth while VLS MOVPE nanowires
demand for anomalously low temperatures. A less complete precursor decomposition
can therefore be expected resulting in a higher amount of background doping by carbon.
Prior to growth colloidal gold particles with diameters of around 50 nm were dispersed
onto a GaAs(111)B substrate which then was annealed at 600 ◦C in order to melt the
particles and form an Au-Ga eutectic [68]. No substrate pre-patterning is necessary with
this technique, hence also no control over the nanowires’ positions is provided.
The third type of InAs nanowires was grown by indium catalyzed VLS MBE. This
technique also comprises an oxide coated substrate similar to SA-MOVPE but without
any pre-defined structure. Instead, the oxide layer is purposely fabricated very thin to
allow for a formation of randomly distributed pinholes. These pinholes act as accu-
mulation sites for indium to form droplets when using a relatively low V/III ratio. A
nanowire can grow out of each pinhole once a droplet is formed to act as a catalyst.
The biggest benefit of this technique is the use of an ultra high vacuum (UHV) environ-
ment and elementary indium and arsenic sources. Hence the highest possible material
purity is ensured and any contamination or background doping is only attributed to
the quality of the vacuum. It is therefore not only interesting to compare SA MOVPE
and VLS MOVPE with each other but also with the VLS MBE wires in order to asses
their purities. One drawback to mention is the comparably lowest growth rate of only
around 13 nm/min in VLS MBE. Furthermore there is a danger for all three techniques
of non-perfect stoichiometry which could lead to anti-site defects in the nanowire since
the V/III ratio is merely suited to obtain nanowires and not for crystalline perfection.
The morphology of all three kinds of InAs nanowires is compared in figure 3.15. All
three wire types exhibited comparable diameters in the order of 100 nm. However, the
highest uniformity and best selectivity was observed for the SA MOVPE wires which is
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(a) catalyst free SA MOVPE (b) Au catalyzed VLS MOVPE (c) In catalyzed VLS MBE
Figure 3.16: TEM of InAs nanowires grown with different methods. All images taken parallel
to a 〈110〉 zone axis. The nanowires’ 〈111〉 growth directions are indicated. Larger crystalline
segments of zinc blende or wurtzitic phases and their separating stacking faults are also in-
dicated by ZB, WZ and lines (Images (b) and (c) courtesy of Prof. W. Prost and T. Rieger,
respectively).
reasonable due to the most extensive and exact sample preparation. The VLS MOVPE
sample exhibited the highest amount of nucleation in between the wires since no mask
or patterning was applied to the substrate. A gold droplet that acted as the catalyst
is distinctly visible on top of each nanowire. Less nucleation between the wires was
observed in the case of VLS MBE but also less selectivity than in SA MOVPE. The
reason behind the undesired formation of rock shaped structures on the oxide layer are
mainly the very short diffusion lengths of MBE source materials. Nevertheless all growth
processes produced wires with a relatively high length to diameter aspect ratio and no
significant tapering. From a morphological standpoint this makes them well suited for
a comprehensive comparison of their electronic properties.
Another aspect to consider when comparing electrical properties is the nanowires’
crystal structure. Given the fact that a more detailed discussion of crystal structure
is presented in section 3.4 it is only mentioned as a remark here that InAs nanowires
can comprise a mixture of two different crystallographic modifications one of which is
the likewise in bulk InAs found zinc blende (ZB), the other one being wurtzite (WZ).
These different crystallographic phases can stack up along the 〈111〉 growth direction,
separated by stacking faults. Recent reports in literature [69] suggest that this alteration
between ZB and WZ leads to an alteration of the band structure and therefore influences
the wires’s transport properties. Figure 3.16 contains transmission electron microscopy
(TEM) images of all three wire types. Two TEM images are provided in (a) for SA
MOVPE wires grown at a high and a low growth rate, resulting in different stacking
fault densities. The wires with a lower growth rate exhibited a clearly lower density
of stacking faults with relatively large segments of WZ phases as exemplarily indicated
in the image. TEM studies of the VLS MOVPE (b) and VLS MBE (c) wires both
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Figure 3.17: Room temperature resistance measurements for multiple wires of each de-
position method. Resistivities were extracted from the indicated slopes as follows: (a)
ρ2T = (2.6± 1.4)× 10−4 Ω m, (b) ρ2T = (8.2± 0.4)× 10−5 Ω m; ρ4T = (6.3± 0.4)× 10−5 Ω m,
(c) ρ2T = (2.1± 0.2)× 10−3 Ω m (Data courtesy of K. Weis).
revealed a predominant ZB structure with relatively periodic stacking faults. Their
crystal structure is therefore remarkably similar in contrast to the other observed cases
– many stacking faults with much smaller intermediate segments or predominantly WZ
– in SA MOVPE wires.
The electrical characterization of these wires was performed in the same manner as
described in section 3.3.1. Figure 3.17 presents the results of resistance measurements
for individual wires. The measurements were performed in a 2 terminal configuration
exclusively for the SA MOVPE (a) and VLS MBE (c) wires. 4 terminal measurements
were performed additionally for the VLS MOVPE (b) wires. It is obvious on a first glance
that data originating from (a) and (c) is highly spread. In contrast the data from (b),
regardless whether measured in a 2 or 4 terminal configuration feature almost perfectly
linear trends. Given that a very similar crystal structure was found, the discrepancy in
electrical data between (b) and (c) has to result from something else. The similar spread
of data for (a) and (c) implies that neither a mixed nor a highly WZ or ZB structure solely
influences the electrical behavior drastically. As a side note both structure types shown
in figure 3.16a exhibited a similar spread of electrical characteristics even though the
stacking fault density was lower at lower growth rates. The extracted resistivity values
for each wire type show that the VLS MOVPE wires exhibited the highest conductivity
while the VLS MBE wires exhibited the lowest.
Both, the average resistivity of SA MOVPE wires and its standard deviation could,
however, be decreased by intentional n-doping as demonstrated in section 3.3.2. In fact,
intentionally doped SA MOVPE wires exhibited a strikingly similar electrical behavior
as intentionally undoped VLS MOVPE wires. Together with the increase in resistivity
from (b) over (a) to (c) it becomes very likely that the reason for the smaller spread
of data and higher conductivity of (b) is unintentional background doping. Given that
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the highest material purity is expected for MBE grown wires and the least complete
precursor decomposition is expected for VLS MOVPE grown wires, the high conductivity
is attributed to incomplete precursor decomposition leading to unintentional carbon
incorporation – an n-dopant in InAs. The abstinence from gold in SA MOVPE, a
higher material purity compared to VLS MOVPE as well as the industrial eligibility
of MOVPE compared to MBE make the SA MOVPE wires most suitable for future
nanowire technology.
3.4 Crystal structure
It was mentioned briefly in section 3.3.3 that InAs nanowires can comprise a crystalline
mixture of wurtzite and zinc blende phases. This section is devoted to a more detailed
structural investigation of InAs nanowires deposited by SA MOVPE. The aim is to
determine the nanowires’ crystallinity and to finally try to tune their structure towards
one of the two possible phases.
III-V semiconductors typically exhibit either a zinc blende (ZB) or the less common
wurtzite (WZ) crystal structure. The zinc blende structure is of cubic symmetry and
closely related to the structure of diamond. It consists of two (densely packed) cubic
face centered sub lattices, one for the anions, one for the cations displaced by (1/4, 1/4,
1/4) times the lattice constant. The cations occupy half of the tetrahedral vacancies. In
diamond, all lattice sites are occupied by carbon which forms a covalent sp3 hybridized
network. According to calculations by Ito [70] the zinc blende phase is more stable if
the fractional ionic characteristic of the bonds is less than 45.5%. A higher so called
ionicity favors the alternative wurtzite structure which is part of the hexagonal crystal
system. In both, WZ and ZB, group-III and group-V atoms are tetrahedrally coordinated
which makes the phases very similar. Their difference is best expressed in the stacking
sequence of III-V bilayers along a 〈111〉 direction according to a zinc blende unit cell.
In a WZ structure the bilayers stack up according to an ABABAB. . . sequence while
in a ZB structure the sequence is ABCABC. . . and so on. Orthographic projections of
both structures with the different stacking indicated are presented in figures 3.18e and
3.18f while perspective representations can be found in [71]. The different stacking also
results in either an eclipsed or staggered dihedral conformation when looking along a
〈111〉 projection as in figures 3.18b and 3.18c.
InAs’s ionicity was estimated by ab initio calculations [71, 72] to 29% resulting in an
energy difference ∆EWZ−ZB of 5.3 meV/atom. The ionicity value is far lower than the
critical value of 45.5% mentioned above which is why bulk InAs (as well as all other
bulk III-As compounds) crystallizes in the ZB structure. One of the reasons why InAs
nanowires often exhibit both phases – referred to as polytypism – has to do with their
〈111〉 oriented growth. It is for example geometrically impossible to grow a defect free
film of WZ on a (001) oriented substrate [71] but it can be utilized to grow ZB films of
compounds that otherwise exhibit a WZ bulk structure [73]. The mentioned constraint
doesn’t exist on ZB substrates with a (111) orientation resulting in possible growth
of either WZ or ZB. Although lower than the critical value, the ionicity of InAs is still
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relatively high compared to other III-As compounds such as GaAs or AlAs [72]. With all
these facts a polytypism expressed by stacking faults (SF) along 〈111〉 is to be expected
in InAs nanowire growth on (111) substrates.
3.4.1 Stacking fault formation in nanowires and their analysis
Figure 3.18 not only illustrates the difference between WZ and ZB but especially their
atomic relation to the nanowire geometry. The first column of subfigures illustrates
three different views of a nanowire model, one of the top and two different side views.
Each view successively originates from the previous one after a rotation by 90◦ along an
appropriate axis. The other two columns of subfigures illustrate the atomic arrangement
in the case of an either pure WZ or pure ZB nanowire for all three directions. Side views
(d) to (f) show the wire and its structure facing the viewer with one of the six 〈110〉
facets. Side views (g) to (i) present a corresponding view of one of the six side edges
after rotating the wire by 90◦ along the [111] growth axis. This angle was chosen here
for sake of simplicity to be conformal with the indicated perpendicular directions in
(a). The alteration between both views in fact appears every 30◦ during the mentioned
rotation. Both side views together nicely show the stacking of In-As-bilayers along the
[111] growth direction which is one of the arsenic terminated 〈111〉B directions. Every
bilayer consists of higher positioned As atoms and lower positioned In atoms, each of
which exhibit three bonds to three atoms of the complementary element. The respective
fourth bond per atom connects vertically to the next, higher bilayer in the case of As or
to the previous, lower bilayer in the case of In, forming the tetrahedral coordination per
atom.
Interestingly, the difference between WZ and ZB is only distinguishable in two ((e),(f))
of the four side view projections, again showing the similarity of both phases. Starting
with the first bilayer A on the bottom there is only one possible position (B) for the In
atoms of the next bilayer, vertically above the As atoms of the first bilayer. Up to here,
WZ and ZB structures are identical. The As atom of the second bilayer B has, however,
two possible sites to position itself, either vertically above an In atom from bilayer A
or above the common center of three such In atoms in A. In the first case the next,
third bilayer can only be of type A again since its In atoms can only position themselves
vertically above As atoms of the second bilayer which again are placed vertically above
In atoms from the first bilayer A. In the second case the As atom is neither positioned
above any In atom from the first nor from the second bilayer. The In atoms in the third
layer can thus only be positioned in a new arrangement C, different from either A and B.
It becomes clear by this means that the placement of As atoms in each bilayer directly
determines the type (A, B or C) of the subsequent bilayer and therefore directly impacts
the stacking sequence.
The already mentioned small energetic difference between the two possible As sites
results in the commonly observed polytypism in InAs nanowires. Any transition point
from one structural phase to the other is usually called stacking fault (SF). One special
case of a stacking fault is the so called twinning which occurs when the ZB sequence
is discontinued and reversed, resulting in a structural mirror plane through the crystal.
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(a) top view (b) WZ (c) ZB
(d) flat side view (e) WZ (f) ZB
(g) sharp side view (h) WZ (i) ZB
Figure 3.18: Schematics of the atomic arrangement of zinc blende as well as wurtzite struc-
tures in different projections with respect to a nanowire geometry. Group-III atoms are rep-
resented by big, red spheres, group-V atoms by smaller, blue spheres. Sizes and distances
of the atoms are upscaled with respect to the nanowire dimensions and the nanowire aspect
ratio is purposely decreased for clarity reasons. The first column of subfigures illustrates the
nanowire’s orientation with respect to crystallographic directions in the cubic notation. The
terms flat and sharp describe side views onto a flat side facet or an edge formed by two side
facets, respectively. The stacking sequence of WZ and ZB is indicated in (e) and (f) by capital
letters.
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Depending on the degree of polytypism or the density of stacking faults it becomes diffi-
cult to assign WZ or ZB phases to certain sections of the crystal. A periodic stacking of
an ABCB (also known as a 4H polytype [74]) structure can for example be interpreted
in two different ways. ZB segments can be found in such a structure as indicated by
the following over- and underlines: ABCBABCBA . . . . An alternative interpretation is
the subsequent one with indicated WZ segments: ABCBABCBA . . . . Such a stacking
obviously exhibits both phases to the same degree with a high amount of equidistant
stacking faults. Polytypes don’t necessarily have to be periodic but can also be randomly
distributed throughout the crystal. In either case it requires sophisticated characteri-
zation methods and their correct interpretation to assess the amounts of WZ vs. ZB
segments.
Transmission electron microscopy (TEM) is the most common imaging characteriza-
tion method for structural analysis on an atomic scale. It utilizes accelerated electrons
that interact with a very thin specimen while they penetrate through it and finally are
recorded to form a two dimensional image. A specimen thickness roughly in the order of
100 nm or less is necessary since only electrons are recorded that pass through the sam-
ple, hence the name transmission electron microscope. The electron’s relatively small
wavelength allows for multiple orders of magnitude higher resolutions than with opti-
cal microscopes. High resolution (HR) TEMs are therefore capable of resolving single
atomic columns and have been used for many years as the method of choice to particu-
larly characterize the structure of nanowires. However, rash interpretation of TEM data
can (and did in the past) result in wrong conclusions regarding the nanowire crystallinity
and the presence as well as density of SFs.
The two most extensively used TEM modes in this work were the following:
1. Bright field (BF / HRTEM): This mode can be roughly described as an analog
to the simple bright field mode in optical microscopy. Only the portion of the
beam that directly passes the sample is selected. Its intensity is affected by the
local thickness of the sample. The acquired image is a representation of the lattice
in terms of an orthographic projection by the resulting contrast. In order to
distinguish a contrast between different atomic sites, the crystal’s orientation has
to be brought into a zone axis in which atoms stack up in columns parallel to the
electron beam. Examples of zone axes with respect to the nanowire geometry can
be inferred from figure 3.18 which was already discussed in another context.
2. Dark field (DF) / electron diffraction (ED): Electrons that directly pass through
the specimen are blocked in this mode. Instead only electrons are acquired that are
diffracted by the lattice according to the Bragg condition. The resulting image is
typically dark with distinct spots of intensity which can be assigned to respective
periodicities or lattice planes in the crystal. A particular variation of this mode is
the selected area electron diffraction (SAED) where only the signal from a small
section of the specimen is considered by using an aperture.
Both modes – BF and DF – are typically used in conjunction. In fact, the DF mode
is usually utilized first in order to bring the sample into the desired zone axis before
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Figure 3.19: Schematics of the covered volumes of a nanowire relative to its dimensions by a
HRTEM vs. an SAED acquisition and results of the corresponding images. Segments of WZ
and ZB are exemplarily indicated in the BF image while some of the SAED intensity spots are
indexed to their right. Both images were acquired with the nanowire oriented in a 〈110〉 zone
axis. A fast Fourier transform (FFT) of the HRTEM image is provided as a comparison to the
SAED data. The measured nanowire was grown with standard growth parameters as listed in
table 3.2.
HRTEM images can be acquired in the BF mode. An additional difference between
both modes is the different volume of the specimen that contributes to the final image,
which is compared in figure 3.19. HRTEM images in the BF mode represent a very small
section of the specimen depending on the resolution. The typical fraction of a nanowire
that is measured by HRTEM is indicated in the figure by a small red square. SAED is
able to gather information from larger volumes of a nanowire as indicated by the larger
blue circle.
The specimen measured in the figure was a nanowire grown at the standard InAs
NW growth conditions. It exhibited many stacking faults along the growth direction
as revealed by the HRTEM image with some of the WZ and ZB phases indicated. The
stacking faults are visible in this micrograph because the wire was brought into a 〈110〉
zone axis which is a flat side view as already illustrated in sub-figures 3.18 (d)-(f).
The other sub-figures nicely demonstrate that it’s impossible to distinguish between
ZB and WZ – in other words: impossible to see stacking faults along [111] at all – in
〈112〉 zone axes. The choice of a right zone axis is therefore essential for a structural
characterization of nanowires with respect to SFs. This of course applies for SAED as
well since only periodicities along different directions in the image plane of the projection
can be represented. Such a measurement is also shown in figure 3.19. It consists of a main
spot in the center and several peaks and streaks around it. Each spot can be assigned
to a corresponding lattice plane that satisfies the Bragg condition. The normals of all
these planes are perpendicular to the zone axis and their distances from the central
spot are inversely proportional to the corresponding lattice plane spacings. In an ideal
crystal the spots are distinct without any streaks between them. Multiple weaker spots
and streaks appear in this image due to the polytypism in the measured wire. They
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result from additional periodicities caused by the mixture of ZB and WZ segments with
different lengths along the nanowire’s [111] growth axis.
A similar representation can be obtained by Fourier analysis of the BF image. Such
a power spectrum obtained from a numerical fast Fourier transformation (FFT) of the
BF image is shown as an inset in the figure as well. The brightness of each pixel
in the power spectrum represents the amplitude of a specific set of sine and cosine
functions that describe periodic brightness modulations in the BF image. All periodic
functions weighted by their amplitude add up to form the BF image. The quality
of the spectrum in terms of discriminability of different intensity spots is quite bad
and depends highly on the quality and information density of the BF image as well as
on its intrinsic periodicities. It is calculated based on an extremely small amount of
statistical information present in the HRTEM image compared to the larger amount
of information used to acquire the SAED image as mentioned before. Moreover only
a part of the BF image can be used for the calculation since it also includes an area
beyond the nanowire’s side edge and an area where no significant information can be
extracted due to the increased specimen thickness towards the right edge of the image.
A certain similarity to the central part of the SAED image can nevertheless be observed
which is why a combination of SAED and FFT will be used in a later section to analyze
structural trends in different nanowires.
3.4.2 Structure tuning
Together with the rising interest in nanowire research, a debate arise as well whether
or not stacking faults are detrimental to potential applications in the envisioned de-
vices. According to Dayeh et al. the alternating crystal phases are expected to cause
spontaneous polarization charges which suppress carrier accumulation at the surface
[61, 69, 75]. It is generally reasonable to strive for structural purity in nanowires or
even the ability to induce different phases in a controllable manner. As a consequence,
nanowire research has had a strong focus on structural characterization and structure
tuning in nanowire growth.
A perfect structural control in InAs nanowires was already reported by Joyce et al. [26]
using VLS MOVPE growth. In VLS growth the group-III material is assumed to be
supplied by or diffuse through the metallic particle whereas group-V material is assumed
to be incorporated only at the triple phase line formed by the droplet, the crystal and
their gaseous ambient. New nuclei are expected to form in the vicinity of the triple
phase line and grow laterally to fill the whole nanowire cross section before a new layer
is formed. Therefore the interface between nanowire and catalyst is usually assumed
to be flat and the liquid-solid contact angle to play a significant role in stacking fault
formation [76].
The situation is different in the case of SA MOVPE. Here the whole nanowire tip is
exposed to both, the group-III and group-V material. Growth is typically enhanced on
polar surfaces. They don’t necessarily have to form a flat but also can form a tapered
nanowire tip as already shown in figure 3.2c. A similar perfect control of nanowire struc-
ture as in VLS MOVPE has not been reported to date for SA MOVPE InAs nanowires.
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It was already discussed previously (see section 3.4.1) that the As atoms’ positions influ-
ence further stacking during growth. This fact together with the relatively low energetic
difference between WZ and ZB in InAs indicates that tuning of the crystal structure
might be possible when growth parameters are varied that mainly affect the supply of
As.
A series of growth experiments with different partial pressures of AsH3 and TMIn was
carried out in order to investigate the influence of these two parameters on the nanowires’
crystal structure. The change of p(AsH3) while keeping p(TMIn) constant is directly
proportional to the change of the V/III ratio. Changing p(TMIn) while in turn keeping
the V/III ratio constant is typically referred to as changing the growth rate linearly in
conventional MOVPE, proportionally to p(TMIn). A similar change of growth rate also
applies for nanowire growth in a certain range [77]. The growth series in this section can
be summarized by two sets of four experiments at two different growth rates (1 and 1/8)
and four different V/III ratios (27, 55, 110, 220), respectively. Growth rate 1 and the
V/III ratio of 110 refer to the standard growth conditions given in table 3.2. All partial
pressures for the other experiments were calculated proportionally to growth rate and
aspect ratio. The growth time was increased by a factor of eight for growth rate 1/8 in
order to produce nanowires with similar lengths in all experiments.
The nanowires were examined by SEM before being dispersed onto copper grids for
TEM measurements. A pipet filled with IPA was used to take off the wires from their
substrate and to drip the solubilized wires onto the grids. Multiple wires from each
experiment were individually studied by HRTEM and SAED. Four of the most extreme
parameter combinations (lowest and highest V/III at both growth rates) will be discussed
in the following. Their microscopic results are presented in figure 3.20. It becomes clear
from the SEM images that the wires’ aspect ratio increased from (a) to (d). This result
interestingly seems to contradict Takeda’s theory (see figure 2.3b) which states that the
wires’ aspect ratio should be the higher, the lower the arsine partial pressure. However,
it was also recently observed by others [77] that the aspect ratio can also decrease
drastically at low V/III ratios. It can moreover not be excluded that the overall mask
openings’ diameters were not identical on each sample, resulting in slightly different
initial wire diameters and therefore slightly different aspect ratios. The wires in (a) were
exceptionally short due to a shortened growth time compared to all other experiments
at the low growth rate. Instead of 24 min the growth time was set to 12 min in this
particular experiment based on previous growth rate series to maintain a sufficiently
thin nanowire diameter for TEM measurements. Their comparably lowest aspect ratio
can nevertheless be deduced from their universally largest diameter despite the shortest
growth time.
Another morphological difference becomes apparent when comparing the nanowire
tips. The tips of wires (a) and (d) were flat while those of (b) and (c) exhibited visible
tapering. It is worth noting in this context that the tapered wires were grown at different
growth rates but at almost identical arsine partial pressures as inscribed below the
corresponding figures. Apparently the tapering disappears at significantly higher as well
as significantly lower p(AsH3).
HRTEM results in figure 3.20 revealed numerous stacking faults in wires from all
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(a) lowest V/III, low GR; p(AsH3) = 0.405 Pa, p(TMIn) = 0.015 Pa
(b) lowest V/III, high GR; p(AsH3) = 3.16 Pa, p(TMIn) = 0.117 Pa
(c) highest V/III, low GR; p(AsH3) = 3.30 Pa, p(TMIn) = 0.015 Pa
(d) highest V/III, high GR; p(AsH3) = 25.7 Pa, p(TMIn) = 0.117 Pa
Figure 3.20: Microscopy results (SEM, HRTEM, SAED) for wires with different V/III ratios
and different growth rates (GR). The relevant growth parameters are indicated below each
row of figures. ZB and WZ segments are indicated in the HRTEM images and certain relevant
locations are exemplarily highlighted in the SAED images. Scale bars apply for all images of
similar type, respectively.
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four experiments but also some interesting differences. Wire (a) exhibited the largest
contiguous segments of WZ as indicated exemplarily in the figure. The left edge of the
wire which is one of the six side edges appeared relatively straight as one would expect
from a WZ structure in a BF image. In contrast the edge of wire (d) exhibited a zig-zag
shape commonly observed in ZB with twinning. Some of the relatively short ZB phases
are indicated in the image as well. Wires (b) and (c) exhibited a mixture of both phases
with straight as well as zig-zag sections at the edge. In spite of these visible differences it
is important to keep in mind that the images only depict very small and random sections
that are not necessarily representative for the whole wire.
The complementary method of electron diffraction was therefore additionally utilized
in order to gain a more statistical information on the crystal structure from a larger
volume of each wire. On a first glance all of the SAED images in figure 3.20 exhibited
vertical streaks. This is a characteristic feature of wires with polytypism as already
discussed earlier. Apart from the streaks it is obvious that the amount of spots on the
same vertical lines was not identical for all wires. (a) and (d) show the biggest difference
in terms of spot count. Certain spots – some of which are exemplarily indicated in red
– were most distinct in (a) and least intense in (d) where similar places only comprised
streaks. None of the patterns, however, resembles any of the typically observed patterns
in wires with perfect crystalline phases as shown by Joyce et al. [26].
All TEM measurements in figure 3.20 illustrate the difficulty to assign conclusive
trends with respect to WZ and ZB amounts in wires with both phases being irregu-
larly distributed. Indexing of SAED reflexes is usually used to identify the structure of
highly perfect crystals and to calculate different quantities like lattice plane spacings. It
becomes however relatively confusing when trying to index polytypes comprising differ-
ent crystal symmetries. ZB and WZ structures belong to cubic and hexagonal crystal
symmetry, respectively. Lattice planes that are otherwise identical with respect to the
nanowire geometry are therefore indexed differently according to the respective crystal
symmetry and unit cell. One way to identify similarly orientated planes more easily
is the use of the Bravais-Miller index instead of the commonly used Miller index. It
still lacks a one-to-one mapping of indexes in both crystal systems. An alternative way
was therefore chosen in this work to approach the interpretation of the measured SAED
patterns.
Electron diffraction data can be regarded as a representation of periodicities in mul-
tiple directions of the crystal that are perpendicular to the zone axis. This information
is also present in the BF image as implied by the power spectrum in figure 3.19, how-
ever, on a much smaller scale and not convenient to identify at a glance. Power spectra
are used in electron microscopy as a fast way to almost instantly get a feeling for the
corresponding diffraction pattern without leaving the BF mode. They can be princi-
pally calculated from arbitrary images which look for example like an BF image and
give information on existing periodic patterns in multiple directions in the image plane.
Such artificial images were used to simulate four different stacking sequence patterns
and to subsequently calculate their respective power spectra. It was of interest to obtain
power spectra from images consisting of stacking sequences with ABABAB. . . and AB-
CABC. . . schemes as well as their mixture and to compare them to the recorded SAED
43
3 Free-standing InAs Nanowires
patterns. A major benefit of this method is the possibility to directly assign spots in
the patterns to changes made in the stacking sequence without having to think about
different crystal symmetries or index conventions.
Artificial stacking sequences of pure WZ and pure ZB as well as the resulting power
spectra are presented in figure 3.21. The images (a) and (c) consist of a multitude
of bright dots in ordered arrangements. They resemble a BF image of the lattice in
one of the 〈110〉 projections where each dot represents one In atom of an In-As pair.
Horizontal rows of dots therefore represent bilayers that are stacked vertically, according
to the 〈111〉 directed stacking in a real nanowire’s lattice. The horizontal offset of each
row against the previous two determines whether the stacking corresponds to WZ or ZB.
A red line that connects single atoms from every second row was chosen to illustrate
whether the positions of these rows are staggered (ZB) or eclipsed (WZ) when looking
along a hypothetic 〈111〉 direction. Power spectra of these images (excluding the red
lines) presented in (b) and (d) were calculated by numerical FFT.
They are obviously much clearer and more regular that the FFT image of the real BF
image shown in figure 3.19 due to the following reasons:
1. The information in images (a) and (c) is very well and exclusively defined by the
multitude of identical dots. In a real BF image of a nanowire the depicted atomic
columns are always subject to brightness fluctuations caused by several factors
such as nonuniform specimen thickness and deviations in the zone axis alignment.
These in most cases non-periodic brightness fluctuations result in a less distinct
description by periodic functions.
2. The images mostly contain periodic information while a real nanowire’s BF image
also contains non-periodic parts such as the area beyond the nanowire edge and
areas that are too thick for a distinct BF representation of atomic columns.
3. Vertical and horizontal streaks that are usually caused in FFTs by the rectangular
geometry of the initial image were suppressed by superimposed circular masks on
the stacking sequence.
4. The definition of artificial stacking sequences is not limited by resolution or image
size. A high number of dots which are clearly separated from each other can be
arranged in a sufficiently large image resulting in a relatively large and distinct
FFT image.
These FFT images are moreover in a very good agreement with real SAED images
measured on perfect WZ and ZB nanowires [26]. The most striking difference between
(b) and (d) is the amount of spots. On particular vertical axes next to the central
axis the number of spots is twice as high in the case of WZ stacking compared to ZB
stacking. Spots that are missing completely in ZB are indicated exemplarily by red
circles. Another difference is the symmetry of both FFT pictures. The power spectrum
of WZ stacking is obviously mirror symmetrical, vertically as well as horizontally with
respect to the center, while the spectrum of ZB is not. The reason is easily understood
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(a) ABABAB. . . stacking (b) FFT of ABABAB. . . stacking
(c) ABCABC. . . stacking (d) FFT of ABCABC. . . stacking
Figure 3.21: Schematics of artificial WZ (a) and ZB (c) stacking sequences and corresponding
power spectra, obtained by FFT. Each bright dot represents a III-V pair in both stacking
sequences. The direction of stacking is vertical, in accordance with previous TEM data. Red
lines connect every second dot to illustrate the eclipsed or staggered stacking. Circular masks
were applied to the sequences in order to suppress vertical and horizontal streaks in the power
spectra otherwise caused by the initial rectangular geometry of (a) and (c).
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when considering the reverse stacking of ABCABC. . . which is CBACBA. . . and can
be represented by a mirroring of the image (c). The corresponding FFT image can be
obtained by a likewise mirroring of (d). A combination of both ZB stacking sequences
equally distributed therefore results in a superposition of (d) with (d)mirrored which is
also in agreement with SAED data of periodically twinned nanowires [26, 78].
Additional power spectra were also obtained from less regular and mixed stacking
sequences. Figure 3.22a illustrates a ZB stack consisting of mixed ABCABC. . . and
CBACBA. . . segments with varying length. The corresponding power spectrum (b)
resembles the superposition of two mirrored ZB spectra, however, with less distinct
spots and streaks on certain vertical axes. The latter are a result of the varying length
of individual segments, resulting in a decrease of periodicity. Despite the arbitrary
mixing of mirrored ZB segments no pronounced spots of intensity could be found at the
indicated sites in the spectrum. Finally an arbitrary combination of all three – WZ and
both mirrored ZB – stackings was realized in (d) and its power spectrum was obtained.
Here, the additional spots that were already observed in the FFT of pure WZ are visible
as indicated. It can therefore be concluded that these spots would also appear in a
SAED measurement only if the crystal contained sufficiently large WZ segments.
When all four power spectra are compared to the measured SAED data, it becomes
apparent that the last two are most similar to the DF images in figure 3.20. Based
on the conducted numerical experiments with artificial stacking it is now possible to
assign trends whether particular wires contained a high or low amount of contiguous
WZ segments. The most pronounced reflexes in the indicated positions of figure 3.20a
imply that the nanowire grown at the lowest p(AsH3) exhibited the highest amount of
significantly large WZ segments. This is in accord with the less representative indication,
already given by the corresponding HRTEM image in figure 3.20a. In contrast, the lack
of reflexes in the indicated positions of figure 3.20d implies that the wire grown at the
highest p(AsH3) did not exhibit sufficiently large WZ segments. This indication is also
comprehensible by reference to the corresponding HRTEM image in figure 3.20d. As a
consequence the crystal structure of this wire can be described as ZB with a high density
of separated twin boundaries. The similarity of SEM, HRTEM and SAED data of the
other two samples in figures 3.20b and 3.20c implies that a variation of p(TMIn) at a
constant p(AsH3) – i.e. of the growth rate – neither affects the amount of stacking faults
significantly nor the WZ/ZB ratio.
So far all measurements in this section were performed on individual nanowires. Al-
though it is very likely that wires grown in uniform arrays at identical growth conditions
will not deviate significantly in terms of crystal structure, additional experiments were
conducted in order to collect a cumulative information from representative nanowire en-
sembles. A versatile method to gain structural information from bulk material is x-ray
diffraction (XRD). It is non-destructive and can also be applied to characterize ensem-
bles of nano structures if a sufficiently high volume of material is given. An identification
of the WZ and ZB structure in InAs nano whiskers was already reported with the help
of XRD in 1966 by Takahashi et al. [79].
The SA MOVPE nanowires presented in this work were typically placed locally on
the substrate in discrete arrays with sizes in the order of (200 x 200) µm2. One of
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(a) mixed ABCABC. . . CBACBA. . . stacking (b) FFT of polytype (a)
(c) mixed ABCABC. . . ABABAB. . . CBACBA (d) FFT of polytype (c)
Figure 3.22: Artificial sequences resembling the stacking of polytypes. ZB stacking with
twinning but without WZ segments exceeding three bilayers (a) is compared to a similar
stacking additionally comprising larger WZ segments (c) (as indicated). Corresponding power
spectra are presented in (c) and (d).
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the main challenges in an XRD measurement of such arrays in a conventional XRD
system is the alignment of the x-ray beam and the nanowire arrays. The beam typically
covers a spot of a few mm in diameter and does not provide any optical feedback for its
alignment. Therefore the respective sample was roughly positioned on the sample holder
and the system was adjusted to measure the (111) reflex of the GaAs substrate. Based
on this setup, the angles of incident beam (Θ) and detector (2Θ) were set to measure the
InAs(111) reflex. During the subsequent measurement both angles were kept constant
while the sample was scanned perpendicular to the plane of incidence in dependence
of the x- and y-position in order to find the spot of the highest intensity, i.e. the spot
where the x-ray beam impinges on the nanowires. From the intensity variation the ideal
position of the sample was determined to finally perform the desired XRD measurement.
As already stated by Takahashi et al. [79] different crystal phases can be distinguished
from XRD measurements by the presence of certain reflexes. The (004) reflex has a
typically high intensity in ZB substrates and a three-fold rotational symmetry around
a 〈111〉 axis. On the other hand, the (101) reflex is a typical signature for WZ with
a respective six-fold symmetry. The samples were consequently tilted by an angle χ of
either 54.7◦ or 35.3◦ for the measurement of (004) and (101), respectively. Finally the
intensity was measured as a function of the rotation angle Φ. In this configuration the
Bragg condition is satisfied multiple times according to the symmetry manifold of the
measured reflex.
Measurement results for both samples and both reflexes are presented in figure 3.23.
The bottommost graphs show the three-fold symmetry of the substrate’s GaAs(004)
reflex with high intensities despite a short measuring time of only a few minutes. In
contrast, all other four measurements exhibit intensities barely higher than the back-
ground noise. However, these measurements were each conducted over a timespan of
several days. Obviously the volume of InAs in nanowire arrays was extremely small
compared to a similar area of the substrate in spite of the extensive sample alignment.
Each one of the topmost measurements of InAs(101) nevertheless comprises six clearly
visible peaks according to the six-fold symmetry of WZ. The left measurement addition-
ally exhibits an obviously systematic modulation of the peaks resulting in similar peak
intensities every 180◦. A possible explanation for this modulation might be the elliptical
shape of the x-ray beam in conjunction with the rectangular arrangement of nanowire
arrays in groups of 2x7. As a consequence, the amount of arrays irradiated by the beam
could have changed during the rotation in addition to a slightly misaligned sample. In
the right measurement all six peaks are more uniform in terms of intensity but in to-
tal less distinguishable from the background noise. The comparison shows that both
samples contain WZ phases which is not surprising since also stacking faults in a ZB
dominated polytype act as small WZ segments and contribute to the signal. Also, a
measurement of the (101) reflex does not necessarily reflect the size of WZ segments in
the wire but rather the amount or presence of WZ at all. In contrast the previously
presented SAED measurements were apparently sensitive to the sizes of coherent WZ
segments. However, it can be stated that the peaks are slightly more distinguishable
from the background noise in the left measurement of wires grown at the lowest p(AsH3).
The second pair of measurements clearly shows the three-fold symmetry of InAs(004).
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Figure 3.23: XRD measurements of nanowire ensembles on two samples grown at the lowest
(left, red graphs) and highest (right, blue graphs) p(AsH3), respectively. The InAs WZ (101),
InAs ZB (004) and GaAs ZB (004) reflexes are compared as a function of the rotation angle
Φ. All other angles are denoted in the graphs and apply for each row of measurement pairs.
Intensities of the first and second topmost graphs on the left were multiplied by 0.4 and by 20,
respectively, to align the background noise on a comparable level with the corresponding data
on the right (Data courtesy of G. Mussler).
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Moreover, the locations of all peaks align perfectly with the Φ angles measured for the
substrate peaks. This confirms that all wires have the same in-plane orientation as the
underlying substrate. In contrast to the (101) measurements all (004) peaks are more
pronounced in the right measurement of wires grown at the highest p(AsH3) despite a
higher background noise than in the left measurement. Consequently, the amount of
ZB segments should be higher in these wires in accordance with the previous TEM and
SAED results.
Regarding the nanowires’ crystal structure the XRD measurements delivered the most
statistical and cumulative information that nevertheless has to be treated with caution.
The main problems with these measurements were the sample alignment on the one
hand and the still comparably low amount of InAs that contributed to the diffraction
on the other. However, slightly different intensities, especially in the InAs(004) data,
between both samples indicate a similar trend towards ZB at higher p(AsH3) as deduced
from the preceding characterization techniques.
3.4.3 Core-shell nanowires as an alternative method to tune
structure
The previous section outlined the difficulty to achieve phase perfection in InAs nanowires
grown by SA MOVPE and presented a way to slightly tune the crystal structure by
changing basic growth conditions. Using substrates of different materials other than
GaAs very likely wouldn’t result in totally different nanowire crystal structures because
of the very small interface area between wire and substrate and a relatively fast relaxation
of the deposited material after a few monolayers as reported by others [31]. The adoption
of a predefined crystal structure by another material could only be achieved by an
increase of the contact area. An interesting option is the use of (non In)-As wires with
the desired crystal structure essentially as a substrate for conformal InAs overgrowth
via hetero epitaxy. Here the contact area between InAs and the other material is vastly
larger than on ordinary masked substrates, hence the deposited material is very likely
to adopt the crystal structure of the underlying template.
GaAs nanowires typically exhibit a predominant ZB structure because of the material’s
relatively low ionicity [70]. Their growth as well as the their conformal overgrowth by
e.g. AlGaAs in terms of core-shell nanowires is well established in SA MOVPE [47]. They
are therefore promising candidates to serve as cores for GaAs/InAs core-shell nanowires
and to promote a predominant ZB structure in the shell. However, the lattice mismatch
of around 7% usually counteracts the formation of homogeneous films of InAs on GaAs
[21, 80, 81]. Instead, it is very effectively exploited in order to produce self assembled
InAs quantum dots on GaAs substrates [82, 83]. At the same time, the morphology
of a nanowire with six {110} oriented side facets strongly differs from that of a planar
surface, giving rise to a potentially better relaxation and coalescence of the overgrown
material.
Figure 3.24 presents results from attempts to overgrow GaAs nanowires with InAs
shells at different shell growth temperatures. The structures were based on GaAs
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(a) Tg,shell = 500
◦C (b) Tg,shell = 450 ◦C (c) Tg,shell = 400 ◦C
Figure 3.24: SEM results of selectively grown GaAs/InAs core-shell nanowires with different
shell growth temperatures (Images courtesy of F. Haas).
nanowires which were grown with previously established parameters [47, 84] on GaAs(111)B
substrates prepared in the same way as for InAs nanowire growth (see section 3.1). For
the conformal overgrowth with InAs the parameters were changed from typical nanowire
growth to an enhanced 2D growth. Most importantly, the temperature was reduced by
150 ◦C, 200 ◦C or 250 ◦C in order to reduce the ratio of growth rates in 〈111〉 directions
vs. 〈110〉 directions according to Takeda [42] (see also figure 2.3b). All relevant growth
parameters are summarized in table 3.20c.
Obviously the morphology of the InAs shells was strongly affected by the growth
temperature. The nanowire sidewalls in (c), grown at the lowest temperature, exhibited
a rippled but uniform surface in contrast to the shells in (a) which were non-uniform
and apparently did not cover the whole GaAs core. The latter were grown with the
longest growth time of 3 min in contrast to (b) and (c) where the growth time was
reduced to 1 min. However, shells grown at the intermediate temperature of 450 ◦C in (b)
exhibited the best uniformity with smooth sidewalls and no significant tapering. These
results prove the concept of conformally overgrown GaAs/InAs core-shell nanowires with
coalesced shells, despite the significant lattice mismatch between both materials.
Figure 3.25 gives a closer look on the crystal structures of both, a GaAs nanowire and
Table 3.4: Growth parameters of the GaAs cores and InAs shells. Reactor pressure and total
gas flow were kept at 20 mbar and 3.1 l/min, respectively.
material growth time T p(AsH3) p(TMIn) V/III
(min) (◦C) (Pa) (Pa)
GaAs 5:00 750 3.23 0.170 19
InAs 1:00/3:00 400/450/500 6.02 0.047 128
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(a) GaAs core (b) InAs/GaAs shell/core
Figure 3.25: HR TEM results of a GaAs nanowire and a GaAs/InAs core-shell nanowire.
The wires are similarly oriented as before with the edge to the left and the center to the right
side of the image, respectively. A dislocation is indicated by an outline of the atomic rows in
(b) (Images courtesy of F. Haas).
the GaAs/InAs core-shell nanowire. Large ZB segments and the typical zig-zag pattern
along the wire’s edge can be clearly seen in the case of the pure GaAs nanowire in (a).
The structure of the core-shell wire in (b) exhibited a similar characteristic. It did not
become clear from the image where the transition between GaAs and InAs happened.
However, the formation of dislocations revealed that a hetero interface between two mis-
matched materials was nevertheless present. Despite these dislocations the crystallinity
of the outer part of the wire was still good. As a conclusion, the adoption of the core’s
ZB structure by the shell could be successfully confirmed as another option to affect the
structural phase of InAs on a nano scale. Interestingly it also shows that InAs layers can
be grown on mismatched 〈110〉 oriented surfaces. This finding will be taken up at a later
point in section 4. Due to the radial heterostructure these wires naturally comprise dif-
ferent band characteristics compared to conventional InAs nanowires. A more detailed
description of GaAs/InAs core-shell nanowire growth and their properties is given by
Haas et al. in [85].
3.5 Growth on silicon
All results in the previous sections were obtained from InAs nanowires grown on GaAs
substrates. The substrate material is considered to play a negligible role on nanowire
properties such as morphology, structure and electronic transport since it only affects
the nucleation stage of nanowire growth. In SA MOVPE the largest portion of the
substrate is covered with an oxide anyway, hence its material doesn’t greatly affect the
reactions in the growth chamber. Therefore all the previously discussed tuning of InAs
nanowire properties should be applicable regardless of the substrate material as long as
preferably vertical growth along a 〈111〉 direction can be realized.
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A consistent step towards the combination of InAs nano structures and current device
fabrication is the growth of InAs on silicon substrates. The relatively high lattice mis-
match of more than 10% [28] between InAs and Si plays a minor role in the growth of free
standing structures because of the relatively small contact area at the interface between
wire and substrate. Therefore strain can relax relatively fast during nanowire deposition.
Here the initial nucleation step becomes more important since the nanowire growth di-
rection depends highly on the substrate surface properties. Analogous to GaAs (111)B
the (111) orientation is the preferred choice for vertical nanowire growth on silicon as
well.
3.5.1 Selective area mask preparation on silicon
Silicon has a key benefit compared to GaAs when it comes to selective area mask prepa-
ration. The initial oxide layer doesn’t have to be applied externally but can easily be
prepared by thermal oxidation which is a standardized process in silicon technology.
Apart from this the mask preparation processing steps are relatively similar to those
described in section 3.1. All relevant changes are described as follows.
The Si(111) substrates were initially cleaned by a standard RCA procedure [86]. A
thin SiO2 layer was applied by thermal oxidation (34.5 nm after 18 min at 1000
◦C).
All following steps up to the pre-epitaxial cleaning were kept identical to the process
on GaAs wafers except for the RIE etching time which was extended to 100 s and one
additional change in the resist strip. The sulfuric acid was substituted by a hot piranha
(H2SO4 + H2O2) solution for sonification. A treatment of 10 min was chosen to remove
the resist. Pre-epitaxial cleaning was carried out in a cold piranha solution with ultra
large scale integration (ULSI) grade sulfuric acid for 10 min. Finally the sample was
dipped into 1% diluted hydrofluoric acid (HF) for 45 s in order to remove the residual
native oxide in the mask openings while avoiding a complete decomposition of the mask
layer.
3.5.2 The lack of polarity and how to overcome it
A GaAs(111) substrate is polar and exhibits an gallium terminated (111)A surface as
well as an arsenic terminated (111)B surface as illustrated in figure 3.26. All eight
possible 〈111〉 directions in such a substrate as well as their terminations were already
illustrated in figure 3.3a, section 3.2. However, silicon doesn’t provide any polarity in
terms of type A or B terminated {111} surfaces. Here all four outward pointing 〈111〉
directions can either be possible 〈111〉B nanowire growth directions or 〈111〉A sites as a
consequence of the non-polarity. Three of the 〈111〉 directions are inclined with respect
to the substrate’s surface and only one of them is vertical, thus facilitating not only
vertical but inclined wire growth as well.
The results of InAs nanowire growth on Si(111) with standard growth parameters
(as in table 3.2) are shown in figure 3.27. Compared to the growth on GaAs(111)B
the wires exhibited different 〈111〉 growth directions randomly distributed according
to the previous considerations. A closer look revealed that the hole size in the oxide
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(a) III-V (111)B (b) III-V (111)A (c) Si(111)
Figure 3.26: Schematics of {111} surfaces – indicated by a dashed line – in a III-V material
with different polarity (A or B) vs. the non-polar (111) surface of silicon. Three of the topmost
bilayers of each crystal are shown in a 〈110〉 projection with the respective {111} direction
pointing upwards. The different lattice constant was neglected for the sake of clarity.
mask directly affected the amount of vertical wires. Hole arrays with different opening
sizes were obtained by different exposure times during EBL. The figure presents sections
of three arrays with increasing hole sizes. Array (a) with the smallest hole diameters
(less than 50 nm) comprised the highest amount of vertical wires. The least amount
of vertical wires was in turn observed in array (c) with hole diameters of more than
50 nm. All remaining mask openings exhibited either wires that were inclined relative
to the substrate or InAs nuggets with no nanowire morphology. The nuggets were
most likely a result of the three competing and inclined 〈111〉B growth directions on
a (111)A surface. In some cases, however, one of these directions became the growth
direction of nanowires with a high aspect ratio. Based on these findings the yield of
vertical wires could probably have been increased by a further reduction of the mask
hole diameter. This is, however, one of the parameters which is limited by the mask
preparation process. Opening diameters of less than 30 nm in a sufficiently thick oxide
layer couldn’t be achieved offhand by the utilized process without making it even more
complex.
An alternative workaround was proposed and experimentally proven for InAs on
Si(111) by Tomioka et al. [31]. They assumed that metastable Si(111) surface recon-
structions were formed during preliminary thermal cleaning and that nanowire growth
was suppressed due to a complex As termination that formed during cooling to growth
temperature. Thermal cleaning at 925 ◦C in an H2 ambient is claimed to be necessary in
order to remove residual oxide from mask openings that will otherwise suppress nucle-
ation of III-V material. The metastable reconstructions were known to be stable from
925 ◦C down to the growth temperature of 540 ◦C. According to Tomioka et al. the
Si(111) surface can exhibit four different states. Both In or As can either incorporate
as a substitute of the topmost atoms in the topmost bilayer or terminate the Si surface,
thus forming the lower atoms of the first bilayer above the silicon surface. Two of these
cases – In incorporation or As termination – result in an A type (111) surface, the other
two – As incorporation or In termination result in the desired B type (111) surface.
Their basic idea was to purposely create the right polarity by a cooling step to 400 ◦C
in order to regenerate a 1x1 reconstruction followed by flow modulated epitaxy (FME)
previous to the actual nanowire growth step. Flow modulated epitaxy is a process where
group-III and group-V precursors are applied in an alternating manner with intermedi-
54
3.5 Growth on silicon
(a) smallest hole size (b) intermediate hole size (c) largest hole size
Figure 3.27: SEM of InAs nanowire growth on Si(111) with standard growth parameters.
Nanowires grown in mask holes with a pitch of 500 nm and different opening sizes are compared
with respect to their growth direction.
ate flow interruptions in order to achieve the desired polarity. With the combination of
both, surface regeneration and FME, the yield of vertical nanowires could reportedly be
increased to more than 90%.
Interestingly the amount of vertical wires was already relatively high with our standard
growth parameters (see figure 3.27). The growth sequence included a thermal cleaning
at 750 ◦C in N2 ambient. The temperature was almost 200 ◦C cooler and the ambient
less reactive than the reported one in hydrogen. A significant suppression of nucleation
in the mask openings could not be observed, however. The adoption of FME into the
nitrogen process was investigated next in order to find out if the amount of vertical
nanowires could be similarly increased.
3.5.3 Adoption and optimization of FME in N2 MOVPE
The first step in order to adopt FME into nanowire growth with the nitrogen process
was a comparison of our initial process with the hydrogen process employed in [31]. All
relevant parameters including FME are listed in table 3.5. It becomes clear on a first
glance that in hydrogen ambient the FME partial pressures were roughly twice as high
as the corresponding partial pressures during growth. The initial FME partial pressures
in nitrogen ambient were therefore set twice as high as the standard growth parameters.
Except for FME all the parameters were kept identical to the standard values as in table
3.2. The FME sequence comprised a loop of twenty alternating ON/OFF switching
operations of TMIn followed by AsH3 with ON times of 2 s and intermediate breaks –
pure N2 flow – of 0.5 s. A visual representation of the flow sequence is given in [31] as
well as in figure 3.31 where the later on optimized process is illustrated.
Results of the initial growth attempt with the adopted FME sequence are shown in
figure 3.28. The nucleation of InAs on this sample obviously exhibited a dramatically
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Table 3.5: SA MOVPE with FME: growth parameters in hydrogen ambient according to
Tomioka et al. [31] as well as initial and optimized parameters in nitrogen ambient.
parameters H2 N2 initial N2 optimized
ΦV,total
a 5.75 l/min 3.10 l/min ←
preactor 101 mbar 20 mbar ←
Tannealing 925
◦C 750 ◦C ←
TFME 400
◦C ← 500 ◦C
p(TMIn)FME 0.0973 Pa 0.236 Pa 0.0295 Pa
p(AsH3)FME 25.3 Pa 25.8 Pa 3.23 Pa
Tgrowth 540
◦C 650 ◦C ←
p(TMIn)growth 0.0476 Pa 0.118 Pa 0.0295 Pa
p(AsH3)growth 13.2 Pa 12.9 Pa 3.23 Pa
atotal volumetric gas flow
reduced selectivity compared to growth without FME. A relatively high density of InAs
nucleation in terms of nuggets could be observed on the mask throughout the whole
sample. Some of the mask openings, however, exhibited vertical wires with relatively
small aspect ratios, as indicated and magnified in the figure. Obviously the FME pa-
rameters could not be trivially adopted and had to be optimized with respect to the
nitrogen process.
As already mentioned, nanowire growth in a nitrogen ambient typically takes place
at roughly around 100 ◦C higher temperatures than in a hydrogen ambient. The first
optimizing step was therefore an increase of the FME temperature TFME from 400
◦C to
500 ◦C. Additionally, the growth partial pressures of both precursors were additionally
reduced to 1/4 of their previous values in order to reduce the supply rate of indium while
keeping the V/III ratio constant. The growth time was increased consequently from
3 min to 10 min in order to compensate for the reduced growth rate on the one hand
but also to slightly reduce the nanowire length on the other. Nanowires with lengths
of more than a few µm are typically difficult to characterize via SEM when placed in
dense arrays. In contrast to the FME parameters in [31] the FME partial pressures were
also lowered to 1/2 of the growth partial pressure values in order to further reduce the
supply rate of indium during the FME stage, thus to re-attain selectivity. As a result
the selectivity of the respective wire growth was much better as shown in figure 3.29
and the amount of vertical wires increased compared to the growth without FME. The
figure nicely demonstrates that a high percentage of the wires were vertical regardless
of the inter wire pitch as can be extracted from their spot like appearance in the top
views. However, some of the wires were still inclined. Apparently the precursor supply
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(a) overview (b) magnification of central wire
Figure 3.28: SEM of InAs growth on a patterned Si(111) substrate after the initial adoption
of FME.
(a) 500 nm pitch (b) 750 nm pitch (c) 1000 nm pitch
Figure 3.29: SEM of InAs nanowire growth on Si(111) with reduced FME flows. Sections of
arrays with increasing pitch sizes are shown as a side view and an additional top view in the
insets (inset scale is 5 µm).
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(a) 500 nm pitch (b) 750 nm pitch (c) 1000 nm pitch
Figure 3.30: SEM of InAs nanowire growth on Si(111) with optimized FME growth parame-
ters. Sections of arrays with increasing pitch sizes are shown as a side view and an additional
top view in the insets (inset scale is 5 µm).
didn’t necessarily need to be twice as high here during the FME stage. Moreover the
relatively higher TFME – compared to the hydrogen process – was still sufficient to create
the desired surface polarity.
In a final optimization step the FME partial pressures were increased to values used
for the subsequent growth. SEM images of the resulting nanowire arrays with the same
pitches as in figure 3.29 are shown in figure 3.30 for comparison. Obviously the increase
of FME partial pressures further increased the amount of vertical wires to almost 100%
as confirmed by the top view insets. In addition the wires appeared more uniform in
terms of diameter and length. The optimized parameters to comply with the differing
demands of SA MOVPE in N2 carrier gas are listed in the last column of table 3.5. A
schematic of the optimized temperature profile as well as the precursor flow sequence is
presented in figure 3.31.
As a conclusion, SA MOVPE of vertical nanowires on Si(111) oriented substrates in
Figure 3.31: Schematics of TMIn as well as AsH3 flow states (color for ON, otherwise OFF)
and reactor temperature over time. The simplified temperature profile is given by a solid line.
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(a) insufficient cleaning (b) sufficient cleaning
Figure 3.32: SEM of InAs NW growth on a patterned Si(111) substrate with optimized FME
parameters but insufficient pre-epitaxial cleaning (a) compared to an array with similar growth
parameters and sufficient cleaning (b). The insets present magnified top views of both samples
with a scale bar of 2 µm as well.
a nitrogen ambient was at least equally successful as reported for H2. A sufficient pre-
epitaxial annealing at almost 200 ◦C lower temperatures indicates that thermal cleaning
of the silicon surface is even more efficient in N2 MOVPE and allows for a significantly
smaller thermal budget. The higher growth temperature in turn implies a lower carbon
background doping due to a more complete group-III precursor decomposition.
Finally, the importance of sample cleaning can be highlighted by comparing the fol-
lowing results in figure 3.32. Both samples were grown with the optimized parameters
determined above, however, after different cleaning prior to epitaxy. As mentioned ear-
lier, one of the steps to remove PMMA residuals was a treatment in hot piranha with
ultra sonication. This step was skipped during the processing of the first sample (a).
Despite subsequent cleaning in piranha at room temperature without sonication the
growth produced an even lower amount of vertical wires than on a properly cleaned
sample grown at standard parameters and without FME as in figure 3.27. It is therefore
worth noting that a sufficient cleaning and removal of residual organics is prerequisite
to selectively grow nanowires on Si(111).
3.6 Evaluation of free-standing InAs nanowires for
beyond-CMOS applications
All in all the ability to produce nanowires without extrinsic catalysts has a high potential
to become the connecting bridge between silicon technology and promising III-V mate-
rials such as the InAs discussed here. SA MOVPE naturally comes with a very precise
predefinition of nucleation sites on a given substrate to begin with. The results in this
section demonstrate that this technique can controllably produce InAs nanowires with
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perfect selectivity and a high degree of uniformity not only on {111} oriented substrates
but also on the nowadays technologically more relevant {110} oriented surfaces. Their
confirmed intrinsic conductivity as a result of the mid-gap located surface Fermi level
pinning makes them well suited for electronic transport and the demonstrated ability to
pinch them off by applying a gate voltage furthermore emphasizes their capability as a
channel in nanowire FETs. As a side note, nominally undoped wires, grown in the scope
of this work, were employed successfully by Flo¨hr et al. as tips in a scanning tunneling
microscope [87, 88], also confirming their conductivity.
In view of device fabrication the successfully demonstrated option of n-type doping
comes in handy to facilitate the ohmic contacting. Comparable electronic characteris-
tics to InAs nanowires grown in a UHV environment imply a high material purity and
negligible background doping. More importantly the fact of a catalyst-free deposition
method excludes any contamination by materials that might be incompatible with sili-
con technology, such as gold. The carrier mobility was found to be around one order of
magnitude lower than in bulk InAs. It might be detrimentally affected by the observed
polytypism in terms of a high density of stacking faults intersecting the transport di-
rection as it is known to have a significant impact on the conduction band profile and
surface carrier accumulation [69]. Although crystal phase perfection seems to be hard to
achieve especially in catalyst-free grown InAs nanowires, the WZ to ZB ratio was slightly
tuned by a basic growth parameter, namely the group-V partial pressure. These results
hold out the prospect of a more significant structure tuning in conjunction with other
basic parameters – such as temperature – which have to be investigated systematically.
One remarkable peculiarity of the utilized N2 carrier gas was the clearly lower thermal
budget due to much lower annealing temperatures compared to the commonly used
H2 MOVPE when nanowire growth was carried out on silicon substrates. Nowadays
the industrial trend is towards an as small as possible thermal budget at least for the
integration at the back-end of silicon technology. Thus several efforts are also undertaken
in research to fulfill this task on the epitaxial side. In this regard the growth temperature
of InAs nanowires in SA MOVPE is still relatively high, regardless of the use of N2 or
H2. This is a potential drawback compared to the gold catalyzed VLS growth highly
promoted over the last years.
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Silicon
The acceleratingly increasing amount of scientific work on free standing nanowires over
the last few years highly emphasizes their potential for future applications. However,
one of the most challenging tasks in the transition from fundamental research to indus-
trially feasible technology is the controlled fabrication of nanowire devices in a vertical
geometry. In order to use vertically standing wires as e.g. channels in a FET, source-
drain contacts have to be realized at the bottom and on top of each wire to begin with.
The mandatory gate electrode has then to be wrapped around the intermediate nanowire
section including an underlying dielectric coating. Vertical nanowire FETs have been re-
cently studied by different groups and successfully realized. However, device processing
is much more complicated than in a planar geometry [57, 89, 90].
A significant simplification of the device fabrication process would be achieved if the
desired nano structures could be placed laterally in a controllable fashion on the under-
lying silicon substrate without them losing their beneficial electronic properties. Purely
silicon based lateral nanowires have therefore gained a lot of interest over the last years
and their fabrication by top-down methods has been demonstrated [91–94]. As men-
tioned earlier, growth of coalesced high quality InAs films on silicon which would allow
for a similar top-down definition of InAs nano structures is not feasible due to the high
lattice mismatch between both materials. Only a few reports exist, where 2D InAs
growth was achieved on (111) oriented substrates exclusively with increased effort such
as a multitude of alternating growth and annealing steps [95, 96]. In addition, the ill-
fitting polarity can generally lead to a degradation of optical and transport properties
if dislocations or anti-phase domains evolve [97–99]. The previous chapter has shown,
however, that coalesced and highly crystalline InAs shells can be grown conformally on
GaAs nanowires with non-polar side facets. As a consequence, chances are that a sim-
ilar growth can be realized on sufficiently narrow areas of an even higher mismatched
material such as Si. The small interfacial contact area may permit strain relaxation,
thus a suppression of defects in spite of the high mismatch.
4.1 Concepts of InAs conformal overgrowth transfer
from GaAs to Si
The first task in order to realize lateral InAs nano structure growth on Si is the pre-
definition of nanoscale nucleation surfaces on appropriate substrates. In the case of
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(a) growth on ridges (b) growth on sidewall (c) growth in trenches
Figure 4.1: Schematics of differently structured Si (grey) substrates with SiO2 (red) layers
and selectively grown InAs (blue) structures. Crystallographic lattice plane directions denoted
on the substrates indicate their top surface orientation.
GaAs/InAs core-shell nanowires InAs could be conformally overgrown on 〈110〉 facets.
Beside the Si(001) surface, the cleaved (110) plane of a (001) substrate might be the
crystallographic plane of highest interest with respect to device applications. It is there-
fore obvious to apply the established growth parameters on silicon substrates with a
similar orientation, provided the contact area between InAs and Si is sufficiently narrow
as on nanowires.
Three different silicon substrate types were investigated with respect to their suitabil-
ity for SA InAs nano structure deposition taking into account an as high as possible
compatibility with current production standards. Two of them were based on widely
used (001) oriented silicon on insulator (SOI) substrates and one on a less common
Si(110) substrate as illustrated in figure 4.1.
The first substrate (a) was provided and pre-patterned by GLOBALFOUNDRIES1.
It comprised of an SiO2 layer of at least 100 nm thickness prepared by thermal oxidation
and etched Si ridges exhibiting a width of around 25 nm and a pitch of around 120 nm
on top of the oxide layer. The ridges were etched in parallel to the {110} oriented
sidewall of Si(001) resulting in similarly oriented ridge sidewalls. These structures were
not specifically produced by the manufacturer for the application envisioned here but
each one nevertheless resembled at least one half of a horizontal Si nanowire with an
exceptionally thin diameter. InAs was expected to nucleate selectively on the Si ridges
and ideally form laterally contiguous nano structures.
The second substrate (b) was also SOI with the same orientation as (a) and an addi-
tional oxide layer deposited by plasma enhanced chemical vapor deposition (PECVD).
Here the topmost layer and the underlying 15 nm thin Si layer were etched selectively
by RIE to provide a {110} oriented side facet of the sandwiched Si layer as a nucleation
site for InAs while keeping the rest of Si masked. If ideally etched, this geometry would
eventually resemble one side facet of a nanowire with a similar surface orientation.
The last substrate (c) consisted of a conventionally masked Si(110) wafer. A 30 nm
thin SiO2 layer was generated by thermal oxidation and stripe-like mask openings were
etched in the same manner as the holes discussed in preceding sections. The idea behind
the procedure was to again expose as narrow as possible stripes with (110) oriented
surfaces to resemble nanowire side facets. In contrast to sample (b) this concept has the
1http://www.globalfoundries.de
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(a) SEM overviews (b) STEM cross section
Figure 4.2: Angled SEM views and a STEM result of InAs structures grown on Si ridges.
The labeled facets can be assigned as follows: a, d ∈ {111}; b ∈ {110}; c ∈ {100}.
benefit that multiple stripes can be placed densely next do each other and in different
directions. Moreover, the resulting InAs structures wouldn’t have to be contacted on
a sidewall. However, the minimum width of the mask openings is limited by the EBL
process which does not allow for stripes as thin as in (b) where the Si layer can in
principle exhibit a thickness of a few nm.
4.2 Growth on (001) oriented SOI substrates
4.2.1 Deposition on ridges
Figure 4.2 presents the results of InAs growth experiments on substrate (a). Similar InAs
growth parameters were set as for the shell growth in section 3.4.3, table 3.4 but with a
much shorter growth time of just 20 s in order to be able to see, how the InAs nucleates on
the Si structures. Also the pre-epitaxial cleaning was similar to the previously discussed
Si(111) samples, including a short HF dip to remove any surface oxide. Due to a missing
GaAs core growth at higher temperatures, the samples were annealed for at least 5 min
at 850 ◦C and AsH3 flow in the reactor chamber followed by a cool down to the growth
temperature before growth was started.
The SEM results (a) of growth runs at two different temperatures revealed two dif-
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ferent types of InAs structures that were present on both samples. On the one hand
the Si ridges exhibited small island like nucleation with sizes comparable to the ridge
width. Obviously the amount of these structures increased at the lower temperature
where surface diffusion lengths are generally lower, leading to a less selective growth. It
was remarkable, that additional faceted crystals with lengths of several µm and widths of
a few hundred nm were observed on the other hand. They connected multiple neighbor-
ing ridges. The substrate’s orientation was compared to the orientation of these crystals
and the directions of their facets were identified as listed in the caption. Only facets a
and d were 〈111〉 oriented thus polar whereas the other facets b and c were non-polar.
However, the termination by either In or As cannot be the same on a and d by reasons
of geometry which also implies different growth rates on these planes. This might also
explain the generally observed elongated shape of the bigger crystals.
TEM measurements were conducted on the sample grown at 400 ◦C in order to gain
information on the InAs-Si interface and the crystallinity of the larger structures. The
sample was prepared for TEM by cutting a slice of its cross section using the focused
ion beam (FIB) technique. Afterwards a lamella containing the slice was thinned down
to a thickness of less than 100 nm. The image shown in figure 4.2b was acquired by
a scanning transmission electron microscope (STEM) which additionally provided the
option of element dependent contrast. The light area of the image represents the cross
section of one Si ridge at its top. Unfortunately, the crystallographic information was lost
for this part of the image because the Si either turned amorphous during the FIB thinning
process or was oxidized during the subsequent sample cleaning by oxygen plasma. In
contrast, the InAs exhibited a high crystallinity throughout the whole remaining part
of the image. The crystal structure comprised very large and stacking fault free ZB
segments separated by single twin boundaries. Its orientation was in agreement with
the previously assigned crystallographic directions. Although the appearance of these
bigger crystals was rather randomly distributed over the sample and their dimensions
were larger than the envisioned nano structures, they nicely demonstrated that InAs
growth of contiguous and highly crystalline structures is possible on Si if the contact
area between both materials is sufficiently narrow. The main problem of this kind of
substrate templates was the absence of clearly defined crystallographic surface planes
on the Si ridges. As clearly visible in the TEM image, their shape was instead rather
round, mainly caused by their top-down fabrication.
4.2.2 Deposition on sidewalls
The next experiments were conducted on SOI substrates of type (b) in figure 4.1. In
this case only a 15 nm thin 〈110〉 oriented Si surface should be provided for InAs growth.
Figure 4.3 presents again SEM pictures of two different growth results on these sam-
ples. Both samples were grown at 400 ◦C with otherwise similar parameters as both SOI
substrates discussed above. The cleaning, however, comprised a much shorter dip in
1% diluted HF because of the significantly higher etching sensitivity of PECVD SiO2
compared to thermal oxide. In (a) the sample was dipped for 10 s into the solution and
the growth time of InAs was set to 20 s as before. The SEM measurement revealed a
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(a) tHF = 10 s; tgrowth = 20 s (b) tHF = 7 s; tgrowth = 40 s
Figure 4.3: SEM of InAs grown on SOI substrates with exposed 〈110〉 oriented sidewalls. Left
parts of both images depict the topmost PECVD deposited oxide layer followed by descending
steps to the right part onto the underlying thermal oxide.
porous topmost oxide layer and not only the nucleation of small, noncontiguous InAs
crystallites on the Si but also unintended nucleation of InAs on the porous oxide. More-
over, the edge of the topmost oxide layer was clearly retracted, exposing the underlying
Si surface.
Apparently, the PECVD oxide was damaged by the HF dip. Therefore the etching time
was reduced to 7 s for the second sample and the growth time was doubled in order to
promote a more coalesced InAs growth. The resulting SEM image (b) showed a smoother
and less regressed top-oxide. Unintended nucleation of InAs could again be observed
despite the obviously less damaged layer. However, the nucleation density seemed to be
reduced when compared to (a) while in turn comparably more unintended nucleation
was found on the thermal oxide. A similar amount of InAs nucleation was observed in
both samples at the step from Si to PECVD SiO2 but much less InAs was situated at the
edge of the Si layer in (b), indicating that the native oxide was insufficiently removed
due to the shorter cleaning time. The comparison of both samples implied that HF
treatment of PECVD oxide should be avoided on the one hand but it is necessary to
remove native oxide from Si on the other hand and additionally improves selectivity on
the thermal oxide. Therefore the combination of both oxides is not a preferable choice
for SA epitaxy because of the resulting dilemma that comes with their simultaneous
cleaning.
In general the approach to fabricate contiguous nano structures on this kind of sub-
strate suffered from the difficulty to create straight sidewalls with a defined and singular
crystallographic orientation by etching. A better quality of the sidewall could be realized
by controlled cleavage which, however, is difficult to realize if dense arrays of sidewalls
are required on one chip.
65
4 Lateral InAs Nano Structures on Silicon
(a) d ≈ 320 nm (b) d ≈ 160 nm (c) d ≈ 50 nm
Figure 4.4: SEM of InAs growth on Si(110), masked with a patterned oxide layer. The
comparison shows arrays of trenches with different widths.
4.3 Growth on (110) oriented Si substrates
The final approach was to directly use a substrate with the desired (110) oriented surface,
masked with a patterned oxide layer. Multiple arrays of rectangular trenches were etched
into a 30 nm thin, thermally oxidized SiO2 layer using the identical process as described
in section 3.5.1. Their lengths were set to 1 µm and their widths to a range between
d∗ = 320 nm and d∗ = 10 nm where d∗ describes the designed trench width. In reality the
thinnest trenches exhibited a width of around 50 nm due to process-related limitations
in EBL.
The structured samples were annealed at 750 ◦C for a few minutes and InAs was
deposited at a growth temperature of 450 ◦C and similar partial pressures as in table
3.24 and a growth time of 1 min. These parameters corresponded to the ones preliminary
used in GaAs/InAs core-shell nanowire growth. Figure 4.4 presents a comparison of
InAs growth in trenches with different widths. Obviously the selectivity of InAs growth
at such a low temperature was nevertheless perfect. Moreover, it became clear from
the comparison, that the deposited material was mainly situated at the circumferential
border in each trench, formed by the exposed Si surface and the oxide layer. This
behavior indicates that the InAs started to nucleate near the SiO2 edge and from there
evolved to larger crystallites. These crystallites seemed to prevent any nucleation in
the centers of the openings by consuming any incoming new material. This is most
clearly visible in (a) where the trenches were around 320 nm wide and their centers were
empty. In trenches (b) exhibiting half the width the morphology was quite similar with a
naturally smaller empty Si surface in the center of each trench. If, however, the trenches
were sufficiently narrow as in (c) the material formed continuous and bar-like structures.
Here the distance of around 50 nm between both Si − SiO2 edges was presumably too
short to allow for an independent formation of larger crystals. These structures had
quite an inhomogeneous morphology and were relatively large with widths of several
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(a) Ta = 750
◦C;Tg = 450 ◦C (b) Ta = Tg = 450 ◦C
Figure 4.5: SEM of single trenches on Si(110) after a shorter InAs growth time of 20 s with
and without a preceding high temperature annealing. Ta denotes the annealing temperature
while Tg is the growth temperature.
hundred nm.
4.3.1 Optimzation of growth parameters and substrate
pre-treatment
In subsequent experiments the growth time was successively reduced to 20 s in order to
decrease the InAs structure width. Figure 4.5a depicts a magnification of one of the
thinnest trenches after the growth time was reduced. It can be seen that multiple sites
in the trench served as nucleation centers for the InAs crystallites some of which already
coalesced in spite of the shorter time. However, these smaller structures did not exhibit
an overall continuous shape. It is moreover visible that the sidewalls of the trench were
not perfectly vertical but rather exhibited a slight slope which was most likely caused
by the HF dip prior to growth.
The second figure 4.5b was a result of an experiment where no preceding high temper-
ature annealing was utilized. Consequently, the selectivity was strongly decreased which
could be observed by a multitude of additional crystallites on the oxide. This additional
nucleation obviously consumed a lot of incoming material hence prevented a similar
growth in the trenches in contrast to (a). The result emphasizes the importance of high
temperature annealing to clean the oxide’s surface, thus to promote perfect selectivity.
In the next step the growth temperature was further reduced in order to reduce the
group-III diffusion length and hence to provide less crystallographic selectivity and less
formation of individual 3D structures. Additionally the cleaning effect of AsH3 and N2
on Si and SiO2 surfaces was enhanced by increasing the annealing temperature in order
to counteract the reduced mask selectivity at lower temperatures. Figure 4.6a depicts
one of the results at Tg = 400
◦C with a higher annealing temperature of 820 ◦C. At this
parameter set a sporadic formation of continuous structures was observed for the first
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(a) Ta = 820
◦C, Tg = 400 ◦C (b) Ta = 850 ◦C, Tg = 400 ◦C (c) Ta = 850 ◦C, Tg = 380 ◦C
Figure 4.6: SEM comparison of SA InAs growth in thin trenches on Si(110) with different Ta
and Tg combinations.
time. The width of the structures resembled the trench width of 100 nm.
An even higher annealing at 850 ◦C resulted in the formation of trench-filling structures
with a bar-like shape as shown in (b). It has to be noted that only a very low percentage
of similar trenches comprised bar-like structures as in (b). However, no completely
filled trenches were observed in any of the previous experiments. Beside the low growth
temperature and high temperature annealing a further necessity for the occurrence of
such structures was apparently the correct alignment of the trench with respect to the
substrate’s crystallographic orientation. All trenches presented in figures 4.5 and 4.6 are
aligned parallel to an in-plane 〈110〉 direction of the crystal. No comparable bar-like
shaped structures were observed in any other differently oriented trenches.
Structures as in (b) were much more uniform and much thinner compared to those
shown previously in figure 4.4c. Moreover, perfect selectivity between the SiO2 mask and
the exposed silicon area was again observed in spite of the decreased growth temperature.
A further reduction of Tg by just 20
◦C, however, resulted in less selective growth as shown
in (c) despite a similar preceding annealing. Here, the further reduced group-III diffusion
length obviously resulted in more deposition on the mask and therefore less material in
the trenches. As a conclusion, a Ta of 850
◦C followed by growth at Tg = 400 ◦C gave
the best results with respect to structure uniformity while still maintaining a sufficient
mask selectivity.
4.4 The InAs-Si interface in detail
An attempt to characterize the InAs-Si interface of structures grown on Si ridges was
already discussed in section 4.2. There, the TEM results only gave information on the
InAs structure since the Si ridge turned amorphous during thinning. The structures
obtained in the previous section were much thinner and therefore even more interesting
with respect to the material’s crystallinity and relaxation. In the following sections their
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(a) overview (b) magnified interface
Figure 4.7: STEM cross sections of a bar-like InAs nano structure grown selectively in a
trench on Si(110). (a) depicts an overview with the Si substrate, SiO2 mask, InAs nanos-
tructure and Pt filling indicated. A section of the interface is magnified and overlaid with a
schematic to identify crystallographic orientations of a cubic lattice. (b) presents a further
magnified, atomically resolved image of the interface. One dislocation is indicated by colored
lines and several crystallographic directions are additionally denoted (STEM data courtesy of
M. Heidelmann and J. Barthel).
crystal structure and the InAs-Si interface are characterized in more detail.
4.4.1 Crystal structure
A similar approach as in section 4.2 was chosen to prepare the sample for TEM mea-
surements. One of the bar-like InAs structures as shown in figure 4.6b was embedded in
Pt and a cross section of both, InAs and Si, was cut out by FIB. The resulting lamella
was again thinned down by FIB to less than 100 nm and afterwards cleaned in an oxy-
gen plasma cleaner. All TEM measurements were performed in the STEM mode using
aberration corrected microscopes with an acceleration voltage of 300 kV. As already
mentioned, the STEM mode generally provides a contrast between atoms of different
elements.
Figure 4.7a presents an overview of the cross section with clearly distinguishable in-
terfaces between all materials due to the STEM contrast. Here, the already mentioned
slope of SiO2 sidewalls – presumably caused by the HF cleaning – is also clearly visible.
However, the effective width of exposed Si surface was nevertheless relatively small in
the order of a few tens of nm. Remarkably, the InAs-Si interface exhibited a significant
roughness in terms of a horizontal zig-zag pattern in the recessed Si surface of the mask
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opening. In contrast, the Si surface beneath the mask layer did not exhibit any visible
roughness. Therefore the roughening in mask openings could result solely from sample
processing e.g. by RIE. As of yet, it did not become clear which process step was re-
sponsible for the the surface change. A closer look at the topography of the surface in
wider trenches is given later in a separate section.
Figure 4.7a also presents a slight magnification of the interface revealing a regular
angle of the of the roughened surface. It is overlaid by a schematic with respect to the
substrate orientation and the adjusted zone axis in TEM in order to identify possible
crystallographic orientations. The shape of the interface cross section is compared to
the schematic where 〈111〉 orientations were assigned to each of the observed facet cross
sections. The atomically resolved STEM image in (b) confirms the assignment of surface
orientations. It shows the typical stacking of InAs layers along one of the 〈111〉 directions
with clearly visible ZB segments but also with stacking faults. In the direction parallel
to the stacking, indicated with [111], the InAs-Si interface appears abrupt without any
presence of amorphous inter layers on both visible surfaces in (b). On the other surface,
oriented in a [111] direction, the interface looks less abrupt from the image. An overlay
of colored lines highlights the formation of a dislocation at this interface between Si
and As. It shows that one Si bilayer does not have any corresponding InAs layer as a
continuation and ends at the interface. This type of dislocation was already observed
at the GaAs/InAs core-shell interface in figure 3.25b. At the same point the stacking of
In-As bilayers comprises a change from an ABCABC. . . sequence to CBACBA. . . – or
vice versa – that is, a twin boundary.
Figure 4.8 presents a further magnified section of (b) which was additionally rotated
in order to align the [111] direction vertically. A sufficiently high resolution of the
microscope helped to identify the positions of In and As atoms individually and to
reconstruct the InAs lattice by a model as shown in the right part of the image. Apart
from polytypism the crystal obviously exhibited a high crystallinity and absence of any
significant strain just a few nm next to the interface as indicated by the perfect match
with the overlay. From this image and model it also became clear that in each bilayer
the In atoms are located lower than the As atoms. Consequently the non-polar (111)
plane in Si – represented by the horizontal boundary at the bottom of the image –
turned into a polar B-type (111) lattice plane in the InAs. This particular polarity also
manifests itself in the cross sectional morphology of the nano structure, clearly visible
in the previous figure 4.7a. Here, the corresponding (111)B facet forming the left side of
the nano structure appears flat while the surface on the right side does not. The stacking
sequence shown in figure 4.8 outlines the polytypism of the structure. It resembles the
stacking that was already observed in vertical InAs nanowires (see section 3.4).
An important difference, though between these lateral structures compared to the
vertical ones is the orientation of the bi-layer stacking direction with respect to the
structures’ elongated shape or its long axis. In vertical nanowires the stacking direction
of bilayers was parallel to the nanowire long axis, thus parallel to the eventual flow
of electrical current. Therefore the conduction band was modulated as a function of
nanowire length due to polytypism as reported by Dayeh et al. [69, 75]. This in turn
means that electrons which are transported through the wire can potentially be scattered
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Figure 4.8: Further magnified and clockwise rotated section of figure 4.7b with the [111]
direction pointing upwards. The image is overlaid by a model of the InAs lattice – In: large,
red spheres, As: small blue spheres – in a [110] projection with an indicated, vertical stacking
sequence. Each letter describes the A, B or C position of indium atoms with an index describing
the position of arsenic atoms in the same bilayer.
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at the multitude of quantum wells, formed by alternating WZ and ZB segments.
In contrast to the vertical wires, the spatial relation of stacking fault planes and the
nano structure’s long axis is completely different in the case of nano bars grown on (110)
substrates. Here, the 〈111〉 direction of bi-layer stacking corresponds to a lateral axis of
the structure. As a result, eventual conduction band fluctuations are not parallel but
perpendicular to electron transport. Due to this geometry each quantum well, formed
by polytypism could be imagined as a conductive channel throughout the whole length
of the nano bar.
In summary the STEM investigation revealed that horizontal InAs nano structures
did not grow on (110) oriented surfaces as previously assumed but rather on polar
surfaces that were unintentionally created in the trenches. Moreover it presented a
high crystallinity of the InAs with stacking fault planes oriented differently with respect
to the structure’s long axis than in vertical nanowires. One of the stacking faults in
terms of a twin boundary originated from an observed dislocation at the interface. A
correlation of dislocations and twin boundaries was already reported for InAs/GaAs
core-shell nanowires [100] and might also be a reason for the obviously rapid strain
release of InAs that could be confirmed by the overlay with a lattice model. The trench
surface was investigated next due to its apparent importance for the successful growth
of such bar-like structures.
4.4.2 Trench surface
Atomic force microscopy (AFM) is a popular and quick experimental method to measure
the roughness and to map the topography of surfaces on an atomic scale is. This tech-
nique was also applied here in order to gain additional information on the trench surface
in addition to the previously presented cross section. For this purpose a substrate was
fully processed, cleaned and annealed at 850 ◦C in the MOVPE reactor. All pre-epitaxial
steps were kept identical to those of the sample presented in the previous section. After
annealing the actual InAs growth step was omitted and the substrate was cooled down
and removed from the reactor chamber. Prior to the AFM measurement the sample had
to be cleaved due to a sample size limitation of the AFM system. Additional limitations
in the system’s optical alignment capabilities made it impossible to identify trenches
with a similarly small width as shown in figure 4.7a. However, sufficiently wide trenches
were found instead, one of which is presented in figure 4.9.
All three images are different representations of data gathered from one measurement.
The measurement was performed in a tapping mode where the AFM tip is scanned
horizontally over the sample while oscillating vertically at a constant frequency. From
the first image (b) which is a height mapping the overall length and width as well as the
uniformity of the trench sidewalls can be extracted. The measured trench exhibited a
width of around 160 nm, in agreement with its design. A single line scan of the trench
cross section is presented in (b) giving a more detailed information on the local shape of
the Si surface. It shows that the surface was not flat but rather had a declination from
the center towards both trench sidewalls. As a result, the trench depth varied locally
from 33.5 nm in the center up to 36.1 nm at the sidewalls. The third image (c) presents
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Figure 4.9: AFM measurements of a 160 nm wide trench etched into an approx. 30 nm thin
SiO2 layer on Si(110). A dashed line in (a) indicates the position of the line scan presented in
(b). The width of the cross section in (b) is compressed with respect to the height for clarity
reasons (Data courtesy of T. Stoica).
a mapping which is calculated from the change of the tip’s amplitude while it scans over
the surface. As soon as the tip crosses the sharp descent from SiO2 to Si its amplitude
increases significantly. The system then tries to reduce the amplitude and to keep it
constant. On the opposite side of the trench the tip’s amplitude decreases significantly
as it crosses the sharp ascent. The same change in amplitude applies for small changes
in height on the surface. In the resulting image the increase or decrease of the amplitude
is represented as an increased or decreased brightness, respectively.
From the last image it became clear that the trench was in general deeper next to a
sidewall with a width of the additional recess of around 50 nm. This finding implied that
the silicon surface is generally etched in the proximity of sidewalls by one of the process
steps. In much thinner trenches with a width in the order of 50 nm or less this effect
might be even more enhanced and might eventually lead to the observed roughness as
in figure 4.7a. Additionally, the formation of the observed flat {111} facets might have
been enforced by the pre-epitaxial annealing at 850 ◦C due to a reorganization of surface
atoms on silicon. This phenomenon is well known in MBE growth and has been already
observed at lower annealing temperatures [101].
The final set of SEM images in figure 4.10 presents a comparison between a wide trench
– similar to the one measured by AFM – and two thin trenches with different orientations
relative to the substrate. Here, the wide trench (a) also exhibited a recognizable recess
next to the oxide side wall. A slight nuance of the contrast along the center of the trench
also resembled a similar shape as already observed in the AFM’s amplitude mapping
(figure 4.9c). Apart from the mentioned recess the ground of this trench appeared
relatively smooth. Both thin trenches (b) and (c), however, exhibited a significant
roughness as clearly visible from the SEM images. Comparing both different orientations
of trenches it becomes clear that the roughness has an obvious relation to the substrate’s
orientation. Trench (b) which is similarly oriented as the one in the previous STEM cross
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(a) wide, along [110] (b) thin, along [110] (c) thin, along [001]
Figure 4.10: SEM of a wide trench (a) and two thin trenches (b), (c) with different orientations
relative to the substrate in order to demonstrate the width dependent occurrence of surface
roughness and its relation to the substrate’s orientation.
section (figure 4.7a) also exhibited a similarly oriented roughness with visible stripes
along the [110] direction, parallel to the trench’s long edge. Consequently, the other
trench (c) exhibited a stripe-like roughness perpendicular to its long edge. As a result
the SEM images confirmed the previous assumption that the Si surface was subject to
roughening in sufficiently narrow trenches, exclusively.
4.5 Electrical characterization
The preceding structural and morphological results of lateral nano structures on Si hold
out the prospect of a more efficient as well as more compatible integration into existing
silicon technology compared to vertical nanowires. In addition to a high crystallinity and
selective deposition the knowledge of their electronic properties is key in order to estimate
whether e.g. a replacement of FET channels by such structures could improve device
efficiency. This section presents first current-voltage (I-V) measurements of individual
structures followed by an estimate of their electronic properties.
4.5.1 Preparation of ohmic contacts
Contrarily to vertically grown nanowires, the contacting of a priori laterally deposited
nano structures should be more feasible since they neither have to be transferred to
another substrate, nor do they require a complicated vertical contacting process. For
simple 2-terminal I-V measurements the electrodes and contact pads can be principally
evaporated onto the existing SiO2 layer which isolates them from the Si substrate un-
derneath.
It was desirable to perform electrical measurements of similar structures on exactly the
same sample that served to extract FIB lamellas in order to interrelate crystal structure
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(a) contacted structure (b) overview
Figure 4.11: SEM of a lateral InAs nano structure in a trench on Si(110) with applied
contacts. The magnified section (a) is indicated by a red rectangle in the overview (b) where
the complete wiring is additionally presented.
and electronic properties. However, the initial geometry of the SA mask was designed
to include a high variety of trenches for growth parameter studies and visual markers in
order to identify the trench arrays during microscopy. As a result, the limited remaining
area on the oxide mask was just sufficient to accommodate contact electrodes and pads
for only two individual trenches per parameter set. A similar contacting process was
used as for dispersed InAs nanowires on SiO2 utilizing EBL and metal evaporation with
preliminary argon sputtering in order to achieve a clean semiconductor to metal interface.
The precisely predefined positions of trenches helped to align the EBL layout for the
electrodes with existing trenches on the sample. The contacts consisted of a 10 nm thin
titanium layer, followed by 170 nm of gold. Figure 4.11 presents a contacted structure
and the corresponding overview of electrodes and contact pads. It is clearly visible
from image (a) that both contacts were very well aligned with the structure although
it did not fill out the underlying trench completely. A rotation of the sample by 180◦
in the SEM (not shown here) confirmed that the InAs was connected to both contact
electrodes. Moreover, a clear separation of the electrodes and uninterrupted connection
of the InAs bar to both contact pads can be observed in the overview (b).
In contrast to dispersed nanowires on SiO2 the InAs bars on this sample were also
connected to the n-Si substrate throughout their whole length in the trench. Due to this
fact it is very important to measure the substrate’s conductivity as a comparison to the
InAs bar. The contact layout was therefore designed to include additional electrodes and
contact pads connected to the surface in empty trenches as well as electrodes connected
to the SiO2 layer exclusively.
4.5.2 Two-terminal measurements and their interpretation
All measurements were performed at room temperature using a tip probe station with an
HP semiconductor parameter analyzer. The voltage range was set from zero to 500 mV
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(a) 1st thick structure (b) 2nd thick structure
Figure 4.12: SEM of both thick InAs structures laterally deposited in a trench on Si(110)
with contacts applied.
and DC measurements were performed successively with increments of 10 mV. A total of
three InAs structures was measured one of which was already presented in figure 4.11a.
The other two structures exhibited a less uniform morphology with thicker diameters
and are depicted in figure 4.12. In addition to the I-V measurements of these three InAs
structures, a similar measurement was performed on one of the widest trenches which
did not contain a continuous InAs bar. Finally, one I-V measurement was carried out
using electrodes that were neither connected to InAs nor to Si and another one where
both tips of the probe station were not connected to the sample at all but separated by
air. All measurements are plotted collectively in figure 4.13.
On a first glance it becomes clear that the measured current was far more than four
orders of magnitude higher for any setup wherein both electrodes were connected by an
InAs bar (a, b, c, d) than in all other configurations (e, f, g). While it is reasonable
that the oxide mask as well as air exhibited negligibly low current flows it is important
to note that just a slightly higher current was measured for the ”empty” trench. In this
case both electrodes were connected by the silicon substrate at most with small InAs
crystallites in between, if any. The relatively large trench width of around 320 nm was
chosen here deliberately in order to ensure the largest contact area available. Contrary to
these three highly resistive configurations (e, f, g) all other measurements including InAs
bars not only exhibited much higher currents at any given voltage but also a perfectly
linear characteristic. The linear plot in figure 4.13 illustrates the different slopes of
(a). . . (d) vs. the negligible slopes of (e). . . (f). Due to the perfect linearity the resulting
constant resistance throughout the whole voltage range was extracted from the slope
of each measurement. All resistance values are summarized in table 4.1. As a matter
of fact, these values include contributions from the InAs bars as well as the underlying
substrate. In an equivalent circuit both semiconductors would be wired in parallel and
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Figure 4.13: Current vs. voltage two-terminal measurements of different sites on the sample.
A double logarithmic scale is presented on the left with an interrupted y-axis. The same data
is plotted linearly in the graph on the right (Data courtesy of A. Fox).
the total resistance calculated according to
1
Rtotal
=
1
RInAs
+
1
RSi
⇐⇒ RInAs =
(
1
Rtotal
− 1
RSi
)−1
. (4.1)
Comparing measurement (e) with (a). . . (d), RSi can be assumed as approximately five
orders of magnitude higher than Rtotal. It can therefore be substituted in the following
manner:
RInAs ≈
(
1
Rtotal
− 1
Rtotal · 105
)−1
=
(
1
Rtotal
(1− 10−5)
)−1
=
Rtotal
1− 10−5 . (4.2)
Obviously, this slight correction of RInAs can be neglected in the following paragraphs
without any significant distortion of its exact value.
The lowest values – both below 1 kΩ – were obtained in (a) and (b) from both relatively
Table 4.1: Resistance obtained for each measurement of a fully contacted InAs bar.
measurement (a) (b) (c) (d)
resistance (Ω) 526.3 606.1 1784 3333
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(a) thin structure site (b) 1st thick structure site (c) 2nd thick structure site
Figure 4.14: SEM of each nano structure site discussed above after the structures were
measured electrically.
thick structures, depicted in figure 4.12. A higher resistance of more than 1 kΩ was
extracted from measurement (c), performed on the thin structure depicted in figure
4.11a. All measurements were repeated after approximately 30 min but, however, only
the thinnest structure provided significantly high currents (measurement (d)) resulting
in a further increased resistance. Since a third measurement of this structure was not
successful all three structures were examined in the SEM again. The SEM results shown
in figure 4.14 revealed that all measured structures were destroyed, resulting in loss of
connection between both electrodes.
In spite of the damaged structures the obtained resistance values can be used to-
gether with carrier concentration values obtained from similar simulations as previously
discussed in figure 3.9, section 3.3 to give a rough estimate of carrier mobility as follows.
The relation between conductivity σ, carrier concentration n, carrier mobility µ and
resistivity ρ is given by
σ = e · n · µ = 1
ρ
(4.3)
with e being the elementary charge. For structures with a uniform diameter the resis-
tivity value can be calculated by
ρ =
A
l
·R (4.4)
with R being the resistance, A the cross-sectional area and l the distance between both
contact electrodes. As a result, the mobility can be obtained by
µ =
l
e · n · A ·R (4.5)
using mostly the structure’s geometry, the measured resistance and an expected carrier
concentration.
Based on the available data, two different models are discussed in the following para-
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graphs in order to get an impression of the mentioned electronic properties. The purpose
of the first calculation is to give a lower limit or pessimistic estimate of carrier mobility
without accounting for background doping. In order to do so the values in 4.5 that
were not measured – A and n – have to be assessed. Here, the cross sectional area
of each structure is regarded as a circular area with a diameter d that corresponds to
an average diameter of the respective irregular shape, observed by SEM. Certainly, the
overestimated A ensures that the mobility value µ is underestimated as both values are
inversely proportional to each other. A can therefore be substituted by A ≤ pid2/4
resulting in
µ ≥ 4 · l
e · n · pi · d2 ·R . (4.6)
Consequently, the calculation was performed for a cylindrical InAs structure which made
it additionally easier to simulate an appropriate value of n.
The radial distribution of n was already discussed for nanowires in section 3.3. There,
the majority of carriers was located near to the surface of the cylinder, especially for
structures with large diameters. This kind of tubular distribution effectively decreases
the cross sectional area to consider on the one hand. On the other hand the carrier
density is significantly increased in this area. However, the simulation program also
provided an average carrier concentration value navg – at room temperature – which is
used here as a substitute for n together with the whole cross section of the assumed
cylinder. A sample calculation of µ is illustrated as follows for the thinnest structure:
µ ≥ 4 · 400 nm
1.602× 10−19 A s · 2.32× 1017 cm−3 · pi · (140 nm)2 · 1784 Ω (4.7)
=
1600 nm−1
1.602× 10−19 V sΩ−1 · 2.32× 1017 cm−3 · pi · 19 600nm2 · 1784 Ω (4.8)
=
1.6× 1010 cm−1
1.602× 10−2 V s · 2.32 cm−3 · pi · 34966400 (4.9)
=
1.6× 1012 cm2
1.602 V s · 2.32cm−3 · pi · 34966400 (4.10)
>
1.6× 1012 cm2
1.602 V s · 2.32 · 3.142 · 34966400 (4.11)
> 3918
cm2
V s
. (4.12)
Similar calculations were performed for the other two measured structures. Their mo-
bility values are additionally listed in table 4.2. The calculated mobilities obviously
increase with increasing diameter of the structures. This was mainly attributed to the
simulated increase of navg since its product with the corresponding µ results in relatively
similar values for all three structures, indicating an average conductivity σ of around
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Table 4.2: Assumed parameters and the resulting calculated lower mobility limits for all three
measured lateral InAs bars.
structure average d simulated navg estimated lower µ limit µ · navg
(nm) (cm−3) (cm2/(V s)) (1017/(cmVs))
thin 140 2.32× 1017 3918 9090
1st thick 260 1.16× 1017 8546 9913
2nd thick 230 1.35× 1017 6215 8390
146 Ω−1 cm−1 and respective resistivity ρ of around 6.85× 10−3 Ω cm. These values are
roughly twenty times higher than the intrinsic values of σ and lower than ρ reported for
bulk InAs in literature [8], respectively. Also, the reported bulk carrier concentration is
two orders of magnitude lower than simulated here. The diameter turned out to be a
very critical parameter in the mobility calculation since it contributes to the denomina-
tor of the equation to the second power. Is is therefore especially difficult to estimate
a mobility value for inhomogeneous structures as in figure 4.12a. Also, no doping was
taken into account during the simulation of navg. Potential background doping caused
by the relatively low growth temperature of 400 ◦C would result in even higher carrier
concentrations and consequently lower the mobility value.
In the second model, presented as follows, the possible background doping was taken
into account as well. Since the growth parameters of the presented InAs structures were
adopted from the growth of InAs shells on GaAs nanowires, the background doping
concentration can be expected to be similar. As a matter of fact, the electron density in
these InAs shells was already estimated using field effect measurements by C. Blo¨mers
in [58]. Due to the reliability this measurement technique and the uniform morphology
of GaAs/InAs core-shell nanowires it seemed natural to assess their background dop-
ing concentration by simulation and apply the results to the InAs structures, presented
above. Therefore, the band structure and carrier distribution was simulated as a func-
tion of shell thickness, considering the Fermi level pinning at the nanowire’s surface. In
addition, different concentrations of n-doping were taken into account and the resulting
electron densities were extracted. With increased doping the carrier distribution is typ-
ically more homogeneous throughout the shell’s volume and the electron concentration
less diameter dependent which further justified a consideration of average values. The
experimental data as well as the simulated electron densities are presented in figure 4.15.
Obviously, an increased doping has already a significant impact on the simulated carrier
concentrations for very thin shells. The difference in carrier concentration at different
doping amounts becomes even stronger with increasing shell thickness. Comparing the
numerical results with the experimental data, the background doping nD of InAs shells
grown at 450 ◦C was assessed to a range between 5× 1017 cm−3 and 1× 1018 cm−3.
The obtained impression of possible background doping concentrations allowed for a
refinement of the initial simulation of carrier densities in the lateral InAs nano structures
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Figure 4.15: Comparison of measured electron densities in InAs shells of GaAs/InAs core-shell
nanowires with simulated values at different doping densities. Three different measurement
runs are indicated by differently shaped and colored symbols, each representing one nanowire.
The simulated data is indicated by multiple lines – solid or dashed for a wire with a 90 nm or
a 60 nm GaAs core diameter, respectively – for different shell doping concentrations (Experi-
mental data courtesy of C. Blo¨mers [58]. Simulation courtesy of N. Demarina).
and an alternative assessment of carrier mobility. These values are presented in table
4.3. Naturally, the resulting values for n are significantly higher already at a doping
concentration of nD = 7× 1017 cm−3, compared to the values presented in table 4.2 where
no background doping was considered. The resulting mobility values are lower as well
but, however, still in the range of a few thousand cm2/(V s). At a doping concentration
of nD = 1× 1018 cm−3 the calculated mobility values are further decreased by more than
one order of magnitude. Both values of nD can be regarded as a lower and upper end of
the expectable range of background doping.
Regardless of whether doping is included into the model or not, the estimated mo-
bilities are relatively low compared to bulk InAs in all three structures. In a certain
range from undoped to a background doping of nD = 7× 1017 cm−3 all three values are
Table 4.3: Carrier concentration and mobility values for all three lateral structures whilst
taking into account two different n-doping concentrations.
doping nD property thin structure 1st thick 2nd thick
7× 1017 cm−3 n (1017 cm−3) 7.685 7.357 7.393
µ (cm2/(V s)) 2149 2448 2195
1× 1018 cm−3 n (1017 cm−3) 9.760 9.728 9.880
µ (cm2/(V s)) 169.2 185.1 164.2
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(a) d∗ = 40 nm (b) d∗ = 80 nm (c) d∗ = 320 nm
Figure 4.16: SEM of InAs deposited in oxide trenches on SOI(001) with different dimensions.
The nominal width d∗ is inscribed below each of the images.
however superior to the mobilities of free standing and undoped nanowires presented in
figure 3.10, section 3.3.1, especially those with comparable diameters. In the event of an
agreement between these estimated values and the structures’ real intrinsic mobility a
plausible explanation for the higher values could be the previously mentioned different
alignment of stacking faults with respect to the direction of carrier transport.
All in all the presented measurements successfully confirmed the conductivity of lateral
InAs nano bars on Si(110). The values of n and µ should ideally be determined by more
sophisticated measurements using e.g. Hall contacts on lateral structures or at least a
top- or back-gate which was unrealizable in this first approach. Therefore the calculated
results have to be considered as very rough estimates, influenced by several factors.
4.6 Further experiments on patterned SOI(001)
The previously discussed approach of SA epitaxy in oxide trenches on silicon was the
most successful and promising one from all approaches presented in section 4.1. It was
therefore additionally applied to SOI(001) wafers which are most compatible to current
processes in silicon technology and the growth results are presented briefly as follows.
The samples were covered with an approximately 30 nm thin layer of SiO2 and struc-
tured similarly to those in section 3.5.1. A minor change though was the use of PECVD
SiO2 since a thermal oxidation would further reduce the thickness of the already thin Si
layer. Some of the peculiarities regarding the cleaning of this oxide in combination with
thermal oxide as masking materials were described in section 4.2.2. In this particular
case, however, PECVD SiO2 was the only mask material, hence only a few seconds of
cleaning in 1% diluted HF were sufficient to achieve a good selectivity without signifi-
cantly damaging the oxide layer.
Figure 4.16 presents the results of InAs deposition in trenches with different widths
using the optimized growth parameters from the previous section. Obviously, the for-
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(a) (b) (c)
Figure 4.17: SEM of SA epitaxy of InAs in differently oriented trenches on an SOI(001)
substrate. All images were acquired on the same substrate as in figure 4.16. Presumable
stacking fault boundaries are indicated by dashed lines on the crystals’ facets.
mation of bar-like structures could also be observed on a (001) oriented silicon surface
using SA epitaxy in trenches in addition to those observed on ridges in section 4.2.
Moreover, not only the thinnest trenches exhibited this kind of structures but also the
widest trenches with a width of 320 nm as visible in (c). However, in some of the wider
trenches the width of nano structures did not coincide with the trench width as shown
in (b), resulting in thinner bars on one side of the trench only.
Remarkably, bar-like structures were present not only in trenches oriented along a
〈110〉 direction but also in those oriented perpendicular to it. As already discussed
in the beginning of this work, a (001) oriented substrate exhibits four possible out of
plane 〈111〉 directions in contrast to (110) substrates which only exhibit two (compare
figures 3.3b and 3.3c, section 3.2). On silicon, each of the four directions can turn into
either an A or B type polar InAs surface during growth. Trench orientations parallel to
two possible in-plane 〈110〉 directions are therefore principally equivalent with respect to
growth. Figures 4.17b and 4.17a present examples where similar bar-like structures were
found in two perpendicularly to each other oriented trenches. The slight variation in
shading on different facets of these structures indicates the orientation of stacking fault
boundaries (emphasized by dashed lines) and therefore the direction of In-As bilayer
stacks along different 〈111〉 directions. As a result of the two possible orientations of
trenches and four potential 〈111〉 directions the bilayer stacks can in principle propagate
in one of two different directions. In (a) the stacking fault planes are parallel to the
length of the InAs bar in contrast to (b) where the planes intersect the length of the bar.
The last structure (c) exhibited the same orientation as (b) but another orientation of
the bilayer stacks. Here the bilayer planes are again parallel to the bar’s length as in (a).
A consequence of the arbitrary appearance of either parallel or intersecting stacking fault
planes with respect to the bar could be a significant difference in electrical properties
of structures even in similarly oriented trenches. The previously discussed structures on
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Si(110) substrates might be therefore a better choice for electronic transport because of
the less ambiguous correlation between the orientations of trenches and stacking fault
planes.
4.7 Evaluation and outlook of lateral InAs/Si for
extended CMOS
The previous sections presented several different approaches how conformal overgrowth
conditions can be applied to lateral deposition of InAs on Si. All of them utilized de-
position temperatures of 400 ◦C to 450 ◦C, much lower than needed for vertical InAs
nanowire growth. In this regard, the thermal budget is much more compliant with ex-
isting CMOS processes, especially at their back end. All of the structures, investigated
by TEM, exhibited a high crystallinity and relaxation of the lattice when the contact
area was sufficiently narrow, as presumed. An as perfect as possible crystal structure is
beneficial for both, electronic as well as optoelectronic applications. The most promising
approach with respect to integration into current silicon technology was the selective epi-
taxy of InAs bars on Si(110) substrates. In these structures the overall observed stacking
fault planes were aligned parallel to the structure’s length which might drastically re-
duce their influence on electronic transport. This unique characteristic of the lateral
structures potentially makes them far superior for use as transistor channels compared
to vertical nanowires.
The first electrical measurements served as a proof of conductivity in these structures.
It was very promising to find perfectly ohmic behavior in all measured nano bars with
reasonable resistance values, clearly distinguishable from both, the SiO2 mask as well
as the Si(110) substrate. A rough estimate of the carrier mobility revealed expectable
values in the order of a few thousand cm2/(V s), indicating a good material quality.
The measurements certainly have a lot of headroom for improvement in the future and
optical characterization should also be considered in spite of challenges finding a suitable
detector for low band gap luminescence as in InAs.
One of the challenges in the described fabrication approach is the controlled generation
of the {111} faceted roughness on the silicon surface. A possible and more controllable
alternative to create them could be wet chemical etching by e.g. tetramethylammonium
hydroxide (TMAH) which is a standard etch in silicon processes and selectively exposes
the desired {111} surfaces. Another challenge is the controlled fabrication of lateral
structures with a high yield. An additional application of the previously discussed FME
technique might contribute to a more controlled initial polarity at the InAs-Si inter-
face and help to increase the yield. Finally, the non-successful deposition of elongated
structures on (110) oriented sidewalls (see concept in figure 4.1b) does not exclude the
feasibility of this approach. Provided a more precise definition of straight and crystallo-
graphically oriented sidewalls, this approach might be even more promising due to the
use of conventional SOI(001) substrates. It is however important to choose or expose
{110} oriented planes specifically in order to avoid an arbitrarily oriented formation of
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stacking fault planes as it was found in structures grown on plain SOI(001) substrates.
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5 Quantum Cascade Structures
This last chapter covers the optoelectronic aspect of III-V semiconductors in this work.
From a chronological point of view the following presented work was conducted in the
middle of the doctoral studies within a scope of three months and was mainly funded by
a DAAD fellowship. The chapter was nevertheless situated at the end of this thesis in
order to avoid any unnecessary interruption of the InAs nano structure evolution process
that was presented above. It can be regarded as a twist to these rather conventional
electronic device concepts. All following experiments were performed and the results
obtained in the department of electrical engineering at Princeton University, NJ, USA
in the group of Prof. Claire Gmachl.
5.1 Motivation and general QCL principles
Optoelectronics have become an indispensable part of daily life in our society. As such,
the ongoing efficiency increase of optoelectronic devices is a necessity in order to keep up
with technological demands without a wasteful increase of energy consumption. Quan-
tum cascade lasers (QCLs) form a relatively small part of the huge field of optoelec-
tronics, yet they exhibit very interesting and unique features based on an elegant idea.
Amongst the variety of semiconductor lasers the most common principle to realize emis-
sion of photons is the recombination of electron and hole pairs. For each photon that is
emitted – either spontaneously or by stimulation – one electron is annihilated. In QCLs,
however, each electron generates multiple photons as it energetically descends through
a number of intersubband transitions, a principle that was predicted theoretically by
Kazarinov and Suris in 1971 [102]. Their idea based on a semiconductor superlattice
with an applied electrical field in order to transport electrons from a ground state of
one quantum well (QW) by tunneling to an excited state of another, followed by the
emission of a photon during the transition from the excited state to the ground state.
Every electron is therefore recycled multiple times throughout a cascade of energy levels.
The basic principle of a QCL is illustrated in figure 5.1 as a simplified diagram. Two
active regions and one injector region are depicted exemplarily in this diagram each
consisting of multiple QWs. In typical QCL structures the alteration of injectors and
active areas is repeated many times which effectively creates the cascade. The QWs are
realized experimentally by epitaxy of thin layer semiconductor heterostructures – such
as GaAs/AlGaAs or GaInAs/AlInAs – with sub-nanometer precision. The band offset
results in a modulation of the conduction band which is presented here as the base frame
of the diagram. In addition the whole band diagram is sloped due to an applied voltage
not only to transport electrons through the cascade but also to align each active area
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Figure 5.1: QCL band diagram according to [13] with indicated relevant energy levels (num-
bered) and moduli squared of the wave functions (colored) which are used for laser transition.
The radiative transition and the electron flow are indicated by vertical and horizontal arrows,
respectively. A miniband and minigap are indicated roughly by shaded areas.
energetically lower than the previous one.
The beauty of this approach lies within the tunability of energy levels in a QW by
varying its width. A QCL exhibits a variety of carefully chosen QW widths, typically
referred to as band structure engineering, each of which serves a specific purpose. As
illustrated in figure 5.1 the process starts by injection of an electron into an excited
state (3) of a relatively wide QW. The electron then transitions into the ground state
(2) of the same QW, emitting a photon, followed by an ultra-fast transition from level
(2) to the ground state (1) of the next QW, emitting a phonon. Population inversion is
realized by the typically very short lifetime of state (2) due to the resonant tunneling
between both QWs. The widths of QWs in the injector are graded in order to align
their ground states at a similar level despite the sloped band diagram, resulting in the
formation of a miniband. As a result, the electrons can move through the miniband to
the excited state of the next active area which is energetically aligned at a similar level
as the injector states and typically separated by a relatively thick barrier. From there
on the whole procedure repeats 20 to 50 times in a typical QC device. As mentioned
before, this description is strongly simplified. In reality, many crucial factors – such as
carrier scattering times, optical dipole matrix elements and tunneling times – have to be
considered during band structure engineering. The payoff is a high flexibility regarding
the emission wavelength which can be specifically tailored with respect to the desired
application. This makes QCLs predestinated for trace gas sensing at specific wavelengths
according to the relevant gas species as well as for free space communication at selected
frequencies that are less prone to atmospheric absorption. Most of today’s QCLs work
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Figure 5.2: Illustration of two different longitudinal modes as standing waves in a Fabry-Perot
cavity with length L (left). Both modes (blue and red colored) satisfy the resonance condition
with wavelengths of L/5.5 and L/4, respectively. An idealized mode distribution, modulated
by a gaussian intensity profile is illustrated in the spectrum on the right.
in the mid- or far-infrared range.
Once an appropriate quantum design is established with help of numerical simulations
it can be deposited experimentally by either MBE or MOVPE. The superlattice then
is etched selectively in order to produce lithographically defined ridge structures on a
micrometer scale via a top-down process. These ridges are typically cleaved at both
ends to provide plain crystal facets which serve as reflectors in the resulting Fabry-Perot
(FP) cavity. Additional cladding layers of e.g. InP are applied at both sides of the ridge
in order to provide a sufficient mode confinement. The whole structure is biased by
applying a voltage to an evaporated metal contact at the top together with a doped
substrate at the bottom.
Like every FP resonator, a typical QC laser ridge with a given length L only supports
longitudinal modes that satisfy the resonance condition which is given by 2L = N · λ
with wavelengths λ and N ∈ N, as illustrated in figure 5.2. The distance between
two neighboring modes, also referred to as the free spectral range (FSR), is inversely
proportional to the cavity length. In typical waveguides of QCLs with emission in the
range of a few µm the FSR is much smaller than the laser’s gain spectrum resulting in
emission of multiple wavelengths without mode discrimination. The resulting spectrum
is often described as a mode comb, modulated by the laser’s gain profile (see also figure
5.2). An emission spectrum like this is detrimental for spectroscopic applications if the
aim is to e.g. determine gas concentrations reliably [103].
5.2 Single-mode QCLs
The work presented in the following sections was based less on the quantum design of
QCLs but rather on an efficient and cost effective technological approach to overcome the
emission of multiple frequencies by means of a single-mode QCL. Currently popular ways
to achieve single mode operation such as in distributed feedback (DFB) or external cavity
lasers have several drawbacks, leaving a persistent demand for better solutions. In the
case of DFB lasers, one of the drawbacks is the grating that has to be applied on top of
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every laser ridge with a precision that exceeds optical lithography and nowadays depends
on the more expensive EBL. External cavity lasers utilize a more classical approach where
mode selectivity is achieved externally by diffraction gratings. However, such a setup
is not only bulky but also critically depends on a precise and sensitive alignment of all
components making it impractical for portable applications which are generally desirable
in gas sensing. In order to address both requirements – portability and feasibility – a
single mode laser should ideally be fabricated by standard lithographic processes and
monolithically integrated.
5.2.1 Curved cavity approach and ridge designs
One option to avoid the application of DFB gratings while still maintaining mode se-
lectivity is the use of coupled cavities. As mentioned before, the cleaved edges at the
front and back of conventional QC laser ridges act as partially transmitting mirrors.
In two cavities placed in line with a sub-wavelength wide separation between them the
light from one cavity is partially reflected back and partially transmitted into the other
cavity. Since this process repeats at the end of the second cavity, a portion of the light
travels back into the first cavity. Depending on the phase difference between the light
that travelled through the second cavity and the light that is reflected inside the first
cavity the interference of both can be either constructive or destructive. The result is
an effective wavelength dependent modulation of the mirror reflectivity at this side of
the cavity. Of course, the same principle applies for light generated in the second cavity
as well. Consequently, each cavity serves as an additional mode filter for the other one
and the FSR in both cavities increases.
The main benefit of a coupled cavity setup like this is its monolithic integration and
fabrication with standard processes for the most part. However, the separation of one
cavity into two coupled cavities demands for additional, more sophisticated and expen-
sive methods like e.g. FIB in order to realize reflective surfaces of high quality and low
loss. The idea approached in this section was to realize a continuous cavity which never-
theless acts as multiple coupled cavities and provides the desired side mode suppression.
In general, the effective (modal) refractive index of a cavity doesn’t only depend on its
material but also on the cavity design. Different waveguide geometries promote different
transverse mode profiles leading to partially reflective interfaces between waveguides of
different geometries as a result of mode mismatch.
Figure 5.3 presents three different ridge designs that were investigated within the scope
of this work. These designs differ only in their variation of straight and curved sections
while both, the laser material and the ridge width were kept identical in all cases. The
three different shapes can be described as follows:
(a) U-shaped: The ridge consists of two parallel and straight parts which are connected
by a semicircular part resulting in three connected but different FP cavities. The
left ends of both straight parts are sharply defined by cleaved edges and point in
the same direction which is why all generated light is emitted towards one side of
the chip.
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(a) U-shaped (b) S-shaped (c) CC-shaped
Figure 5.3: Schematics of three different QCL waveguide geometry variations. All images
are top-views of similarly wide ridges with indicated directions of light emission by arrows
and mode mismatch boundaries by dashed lines. Sub-figure (b) was slightly downscaled with
respect to (a) and (c) for the sake of compactness.
(b) S-shaped: The ridge consists of two parallel and straight parts, connected by two
semicircular parts resulting in four FP cavities. A third straight part can be
optionally realized in between both semicircular sections. In contrast to the U-
shaped structure, this ridge has to be cleaved twice (once on each side) to provide
a high quality partially reflecting surface at each end. As a result light is emitted
in two opposite directions of the chip.
(c) CC-shaped: The ridge has a shape similar to a candy cane (CC) consisting of one
straight part and two subsequent semicircular parts with subsequently decreasing
diameters resulting in a total of three FP cavities or more if additional semicircular
parts are added. The main difference to both other designs is the disparity of
both ends of this ridge. One of them can be conventionally prepared by cleaving
while the other remains defined solely by optical lithography and wet etching.
Consequently, the reflectivity of the inner end can be expected as much lower
compared to the outer end due to more dissipation of light.
The transverse mode profiles are expected to change significantly at every geometric
boundary from mirror symmetric fundamental and higher order modes in straight parts
to whispering gallery modes [104, 105] with an asymmetric radial mode profile in the
curves sections.
All waveguides were designed with a nominal width of 18µm and the length of their
straight sections was roughly defined by cleaving in a range from 1 to 2 mm. Their
geometry was defined by optical lithography and wet etching and an SiO2 mask was
used to establish selective top-contacts to each ridge by Ti/Au evaporation. A more
detailed description of the process technology as well as a more quantitative theoretical
background of the waveguide design is given by P. Q. Liu in [106]. The underlying
material was a GaInAs/AlInAs based laser with an emission wavelength of around 4.5 µm
as presented by Liu et al. in [107].
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Figure 5.4: Threshold current density dependence on ridge area and geometry (left) and
distributions of the least number of observed modes on measured devices (right).
5.2.2 Spectral characterization
A multitude of U-, S- and CC-shaped lasers was characterized one after another in a
Fourier transform infrared spectrometer (FTIR) in pulsed operation mounted in a cryo-
stat and cooled down to a temperature of 80 K. The pulse width was set to 12 ns with
a repetition rate of 80 kHz and spectra were recorded throughout a range of several
hundred mA above the threshold current Ith. Figure 5.4 presents the dependence of the
threshold current density Jth on the ridge area and its geometry. In an ideal case Jth
should be independent of the ridge area. Here however Jth tended to increase generally
towards smaller ridge areas. This is reasonable since a smaller area directly results in a
shorter cavity and therefore more loss due to a more frequent reflection at the cleaved
facets. Apart from this trend it is also worth noting that lasers with similar ridge areas
tended to exhibit different threshold current densities, depending on the ridge geometry.
Comparing the multitude of U- and S-shaped lasers it becomes clear that the S-shaped
structures needed to be operated at generally higher currents. This trend can be at-
tributed to a comparably higher loss in the S-shaped lasers due to the larger amount
of curved sections in similarly large ridge areas. Every curved section is generally more
prone to loss than its straight counterpart due to the increased interaction of the wave
with the ridge sidewall. The CC-shaped structures are situated at the very left of the
graph due to their shortest cavities which, together with the relatively large amount of
curvature, result in high threshold current densities. Moreover, these structures only
exhibit one cleaved faced instead of two, as mentioned before. Interestingly, their Jth
is comparable or just slightly higher than in structures with two cleaved facets. Never-
theless, all observed threshold current densities were roughly 1 kA cm−2 higher than in
purely straight laser ridges with similar lengths.
As mentioned above, all lasers were measured throughout a current range above their
respective Ith. In these measurements, the spectrum was observed with respect to single
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Figure 5.5: Comparison of spectra after the first and second cleaving of two individual devices.
The spectra measured before and after the second cleaving are distinguished by different colors.
mode operation and the least achievable amount of simultaneously observed modes was
noted. The histograms on the right of the figure present the distribution of mode num-
bers amongst the measured devices. From this representation it is clearly visible that
single mode spectra were observed in only a fraction of the measured lasers. However,
all three geometries clearly show the capability of single mode operation. The highest
ratio of single mode vs. multi mode devices was observed for the CC-shaped lasers with
four out of seven devices showing a sufficiently strong side mode suppression.
Some of the U-shaped lasers with sufficiently long straight sections and a pronounced
mode comb in the spectrum were cleaved a second time after the first measurement
and measured again with the resulting shorter straight section. The results of two such
devices are presented in figure 5.5 in terms of a before-after comparison. Both devices
exhibited the typically for straight lasers observed, gain modulated mode comb in their
initial geometry. However, after a second cleaving, thus a successive shortening of the
straight waveguide sections, a strong mode discrimination could be observed in both
spectra in addition to a wavelength shift. This result indicates that the length relation
between individual cavity sections plays a significant role for the yield of devices with
single mode capability. A more systematic study was not feasible due to the inherent
lack of precision during cleaving. Also, laser structures as presented here are prone to
damage when wire-bonded multiple times.
A potentially problematic consequence of the U-shaped design is the unidirectional
emission of light from two neighboring ends of the waveguide. This configuration can
lead to unwanted interference or, even worse, emission of slightly different modes from
both ends. Issues like these are naturally avoided in both other S- and CC-shaped
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Figure 5.6: Comparison of the emitted spectrum from two opposite facing ends of an S-shaped
structure. Both sides are distinguished by different colors and their spectra are vertically
separated for clarity.
geometries. As a matter of fact, the S-shaped geometry made it possible to compare the
emission from both ends of the waveguide in order to see if both straight sections emit
similar spectra in spite of the intermediate curved sections. The emission from both sides
of a suitable S-shaped structure is compared in figure 5.6. Interestingly, the obtained
spectra are not identical on the one hand but inarguably correlated on the other. A
single mode behavior was not observed in this device, however, mode discrimination was
present with occurrence of occasional dual modes at similar wave numbers comparing
the front and back faced emission. The results indicate the presumed coupling between
both straight sections despite their geometrical interruption.
From all presented geometries, the CC-shaped structures were the most promising
candidates due to their relatively highest yield of devices operating in single mode and
the fundamental benefit of only one emitting facet. Consequently, their side mode
suppression ratio (SMSR) and tuning ability was investigated in order to asses their
capability for potential sensing applications. Figure 5.7 presents single mode spectra
of a CC-shaped structure at different currents. An SMSR of at least 18 dB and up
to 24 dB at higher currents was observed and lies within the benchmark of 15 dB to
qualify as single mode lasing. The single mode operation was maintained up to 70%
above the threshold current. The second graph in figure 5.7 presents the temperature
dependence of the emitted wavelength. A continuous and mode-hop-free tuning over a
range of around 8 cm−1 was achieved at a constant current of 1050 mA by varying the
temperature from 80 K to 155 K.
5.3 Evaluation of single-mode QCLs with curved cavities
The concept of cavity separation by geometric boundaries proved as successful in order
to create different coupled, yet connected cavities in one waveguide. From all tested
geometries, the highest yield of single mode lasers was obtained from the candy-cane
ridges and their derivatives [108]. Nevertheless, all geometries exhibited the capability to
operate as single mode emitters. All in all, the whole approach has its key benefits in the
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Figure 5.7: Single mode spectra of a CC-shaped laser at different currents with indicated
SMSR (left) and wave number dependence on operating temperature (right) (Plots courtesy
of P. Q. Liu).
fully monolithic integration and standard fabrication with respect to process technology.
The resulting devices are therefore not only compact and rugged but more importantly
cost-effective.
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6 Summary and Outlook
In this work III-V semiconductor nano structures were investigated with respect to a
potential improvement of future electronic device efficiency. InAs nano structures were
chosen as alternative building blocks for more efficient electronics and three different
concepts were addressed to combine silicon and the beneficial properties of these III-V
nano structures.
A bottom-up fabrication of free standing InAs nanowires by SA MOVPE was in-
vestigated in order to form appropriate structures for future post or extended CMOS
concepts. It was found that a large variety of InAs nanowires with different properties
can be produced in an ordered and controlled fashion. First of all the influence of III-
V substrates’ surface orientation on nanowire growth was studied. The results showed
that uniform InAs nanowires with a high aspect ratio can be produced selectively on
GaAs(111)B and GaAs(110) oriented surfaces, the latter being also a natural cleaved
edge direction of industrially used Si(001) substrates. A formation of an additional
in-plane nanowire growth along the SiO2 mask surface with a dependence on the inter-
nanowire distance could be observed in the case of (110) substrates. Those additional
growth directions could successfully be suppressed by a sufficiently dense definition of the
mask’s hole array. Neither unidirectional nor uniform growth of nanowires could be ob-
served on GaAs(001) and GaAs(111)A oriented GaAs substrates, however. This finding
was explained by the presence of multiple out-of-plane 〈111〉B directions, thus multiple
potential out-of-plane nanowire growth directions on these substrate orientations.
The choice of either GaAs(111)B or GaAs(110) oriented substrates could be exploited
to fabricate vertical or inclined nanowires, respectively for appropriate applications. In
addition, very thin InAs nanowires with diameters down to 20 nm have been obtained as
a side effect on non-structured cleaved-edge sidewalls of GaAs(001). These wires were
formed in a self organized fashion and their appearance was dependent on whether the
substrate was treated by reactive ion etching prior to growth, indicating a modification
of the nucleation surface caused by the plasma. With the similar (111)B growth direction
the nanowires grew inclined to the sidewall’s [110] type surface. Additional experiments
were conducted in order to investigate the selectively grown nanowires’ doping capability.
Their morphology was generally impacted by n-type doping with Si2H6 resulting in a
reduced height vs. diameter aspect ratio with an increased amount of doping applied
during deposition. In addition, doped nanowires on GaAs(110) substrates showed a more
pronounced growth along the additional in-plane 〈111〉 directions. Generally speaking,
the observed reduction of aspect ratio together with an additional increase of nanowire
uniformity can be attributed to a reduction of diffusion lengths along the nanowires’
[110] type sidewalls by disilane.
A variety of nanowires obtained was characterized with respect to their electronic
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properties. For this purpose the wires were transferred onto dedicated templates where
metallic contacts could be applied to measure I-V as well as field effect characteristics
using a back-gate. It was found that all wires exhibited an intrinsic conductivity with an
ohmic behavior as presumed due to the Fermi level pinning in the conduction band by
surface states. A large variation in resistivity over multiple orders of magnitude could
however be observed when several undoped wires of the same type were compared. The
overall resistivity of the selectively grown wires as well as its statistical value spread could
be decreased drastically with increasing n-doping [66]. In addition, the doping helped to
decrease the resistance of ohmic contacts. Wires with the smallest diameters as grown
on the cleaved edge sidewall of GaAs(001) wafers showed exceptionally good gate control
when measured in a FET configuration. A systematic characterization of resistivity on
nanowire diameter was carried out. As a result, the nanowire diameter was found to be
a potential parameter to tune the electronic properties. On the contrary, no complete
carrier depletion by field effect, hence no OFF state could be achieved with wires that
had been doped to a certain degree, indicating a relatively high carrier density. All in
all n-doping directly by disilane has proved to be a successful strategy in SA MOVPE
InAs nanowire growth with only a slight impact on the wires morphology opposed to
for example the case of GaAs nanowires [47]. In view of nanowire transistor devices it is
therefore conceivable to apply doping in the beginning and the end of actual nanowire
growth in order to reduce the contact resistance of the source and drain sections while
keeping the channel part of the wire in between undoped and gate-controllable.
With a relatively high growth temperature of 650 ◦C and no use of additional cata-
lysts the material purity of SA MOVPE nanowires produced in N2 ambient was expected
to be higher than for VLS MOVPE. The SA MOVPE InAs nanowires were compared
in terms of electronic properties and crystal structure to InAs nanowires produced by
VLS MOVPE and VLS MBE [67]. The stacking fault density observed in SA MOVPE
nanowires was comparably the highest with a mixture of wurtzite and zinc blende seg-
ments while VLS MOVPE & MBE wires showed a predominant zinc blende structure
with occasional twinning. Nevertheless electrical measurements exhibited a very similar
electrical behavior to those of MBE and SA MOVPE wires. A relatively high resistivity
and a large statistical variation were observed, whereas the resistivity of VLS MOVPE
wires was generally orders of magnitude lower and less statistically spread. As a conclu-
sion, the influence of crystal structure on the resistivity of all compared nanowires can be
assessed as negligible compared to the influence of the fabrication method itself. Obvi-
ously the less statistically scattered electrical data and generally lower resistivity of VLS
MOVPE nanowires showed a striking similarity to the measurements performed on in-
tentionally doped SA MOVPE wires. Therefore the difference in electrical behavior can
be attributed to unintentional background doping, most likely by carbon incorporation
due to incomplete precursor decomposition at the relatively low growth temperatures in
VLS MOVPE. The higher growth temperature of SA MOVPE nanowires, especially in
N2 ambient helps therefore to avoid unintentional doping as can be deduced from similar
electrical characteristics to the MBE wires.
The investigation of nanowire growth on III-V substrates was concluded by a series of
experiments in order to tune the nanowires’ crystal structure which up to that point was
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established in the VLS techniques [26] discussed above but not in SA- MOVPE. For this
purpose the V/III partial pressure ratio and the growth rate were varied systematically.
A major influence of group-V partial pressure on crystal structure was observed. It was
found that at a very low group-V partial pressure the wires exhibited large amounts of
wurtzitic phases. After a subsequent increase of the group-V partial pressure a transition
from a mixture of wurtzite and zinc blende to a twinned zinc blende structure could
be found. The observed trend could be confirmed in a more statistical manner by
XRD measurements. The knowledge how to intentionally tune the nanowire structure is
potentially relevant for device specific band offset engineering in order to create quantum
confinement without need for additional material systems. The presence of self organized
quantum dots and single electron tunneling could already be observed in the nanowires
presented in this work [109].
A significant step to combine the gained knowledge on controlled bottom-up InAs
nanowire fabrication and benefits of SA MOVPE in N2 ambient with current silicon
technology has been the transition to actual silicon substrates. The main challenge
for vertical nanowire growth on Si(111) is the substrate’s lack of polarity. Despite the
already reported workarounds for SA MOVPE in H2 [31], peculiarities in terms of lower
pre-heating temperature and differing carrier gas lead to a need for parameter adaptation
in N2 MOVPE. With the adapted flow modulation (FM) parameters a very high yield of
vertical InAs nanowires could be also achieved in N2 ambient on Si(111). In addition, a
175 ◦C lower pre-heating temperature of 750 ◦C in N2 turned out to be sufficient to clean
the silicon surface. Generally, the fabrication of InAs nanowires on Si(111) by N2 SA
MOVPE promisingly benefits from a smaller needed temperature budget and expected
higher material purity due to a higher growth temperature of 650 ◦C than for H2.
After the investigation of free standing InAs nanowires mainly for concepts exceeding
CMOS, a methodology for the deposition of lateral InAs nano structures on silicon by
SA MOVPE was presented [110], aimed towards the exchange of channel material in
current planar electronic devices. Therefore preliminary experiments were conducted in
order to realize lattice mismatched GaAs/InAs core-shell nanowires and optimized to-
wards a preferably uniform and taper-less shell thickness. Growth parameters which are
optimal for the conformal InAs overgrowth on GaAs nanowires [85] were transferred to
the lateral SA epitaxy of InAs structures on patterned silicon substrates with a similar
surface orientation as the GaAs nanowires’ side facets. It was found that lateral growth
of InAs nano structures can be achieved on patterned Si as well as on patterned SOI
substrates. The InAs/Si nanowires’ crystal structure revealed a faceted but nevertheless
abrupt Si-InAs interface on the substrate as well as relaxation and a high crystallinity of
the deposited InAs on both Si template types. A fast relaxation and mainly zinc blende
structure was observed but, however, a relatively rough Si-InAs interface comprising
{111} facets was found instead of the original flat Si(110) surface. Similar to the struc-
tural characterization of GaAs/InAs core-shell nanowires, dislocations were observed at
the hetero interface. First conductivity measurements successfully demonstrated the
tremendous potential of these structures for future electronic devices. The cautiously
estimated mobility values were on par with the highest mobilities found for free-standing
nanowires in this work. A reason for the presumably better electronic properties was
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attributed to the intrinsically different alignment of stacking faults and transport direc-
tion. As an additional benefit, this type of lateral nano structures was deposited at a
temperature of 400 ◦C which is much lower compared to SA growth of vertical nanowires
and even lower compared to the conformal overgrowth on nanowires [85]. It is advan-
tageous for the thermal budget and another step towards compatibility with current
silicon technology production processes. One potential drawback of such a low growth
temperature is the estimated background doping. In comparison with the previously
discussed growth of free standing nanowires these lateral structures on the one hand
need an even lower thermal budget but on the other hand the substrate pre-treatment
and annealing turned out to be more crucial and complicated. Moreover, the yield of
lateral nano structures with desired morphologies on a given mask pattern was up to
now comparably low. Nevertheless, the results serve as a proof of concept for highly
mismatched epitaxy of elongated InAs nano structures on silicon when the contact area
is sufficiently narrow.
Finally the last concept of device effectivity increase was studied based on optoelec-
tronic devices in terms of quantum cascade (QC) structures. GaInAs/AlInAs QC lasers
were used to investigate the influence of waveguide geometry on the selectivity of opti-
cal modes. The combination of straight and curved parts in the monolithic fabry-perot
cavity was used to form coupled cavities of different lengths which effectively acted as a
mode filter. Single mode operation was obtained especially in the so called candy-cane
(CC) shaped cavities and temperature dependent as well as mode-hop free wavelength
tuning was confirmed. This comparably simple and fully monolithic realization of single
mode lasers is a hopeful concept for compact, reliable and cost effective sensing devices.
All in all, the presented variety of III-V nano structures grown with different geome-
tries, crystal structures and electronic properties nicely demonstrates the versatility of
(SA) MOVPE beyond the established and industrialized deposition of layers. A high
flexibility in tuning of the InAs nanowires’ properties as well as the deposition on silicon
substrates was successfully achieved without need for the commonly used metal catalyst
particles. In addition, the alternatively used N2 carrier gas has proved as beneficial in
terms of a higher expected material quality and a lower thermal budget. These are
important factors on the way towards a continuing device efficiency improvement in the
future.
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